

THER UNIVERD STAYIES OF MATERICA

10 ALL 10 WHOM THESE PRESENTS SHAVE COME?

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office

July 07, 2003

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE.

**APPLICATION NUMBER: 60/398,860** 

FILING DATE: July 25, 2002

RELATED PCT APPLICATION NUMBER: PCT/US03/18129

By Authority of the COMMISSIONER OF PATENTS AND TRADEMARKS

E. BORNETT Certifying Officer

PRIORITY
DOCUMENT

SUBMITTED OR TRANSMITTED IN COMPLIANCE WITH RULE 17.1(a) OR (b)

PTO/SB/16 (8/96)
Approved for use through 01/31/98. OMB 0651-00372
Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCEA,
jured to respond to a collection of information unless it displays a valid OMB control number

Attorney Docket No.	001340.P086Z2		a plus sign (+) inside this box [+]		
PROVISIO	NAL APPLICATION	FOR PATENT	COVER SHEET		
This is a request for filing a PROVISIONAL APPLICATION FOR PATENT under 37 CFR 1.53 (c).  INVENTOR(s)/APPLICANT(s)					
LAST NAME	FIRST NAME	MIDDLE NAME/	RESIDENCE (CITY AND EITHER STATE OR FOREIGN COUNTRY)		
Tsatsanis	_Michail		***************************************		
Erickson	Mark				
Kanellakopoulos					
· · · · · ·	TITLE OF THE INVENT	ION (280 characters	max)		
A METHOD AND SYSTEM	FOR MULTI-LINE TRANSA	MISSION IN A COMMUN	NICATIONS SYSTEM		
CORRESP	ONDENCE ADDRESS (in	ncluding country if n	ot United States)		
BLAKELY, SOKOLOFF,	TAYLOR & ZAFMAN, LLF	)			
12400 Wilshire Boulevard Los Angeles, California					
Telephone: (408) 720-85	98 FAX: (	(408) 720-9397			
EN	ICLOSED APPLICATION	PARTS (check all th	at apply)		
X Specification N	umber of Pages 114	Sma	II Entity Statement		
Drawlng(s) N	umber of Sheets		r (specify) Express Mail Certification		
PE	METHOD OF PAYMENT ROVISIONAL APPLICATION	OF FILING FEES FO ON FOR PATENT (ch	R THIS leck one)		
X A check or money o	rder is enclosed to cover the	filing fees			
The Commissioner is filing fees and credit	s hereby authorized to charge Deposit Account No. <u>02-266</u>	66	-		
Filing Fee Amount (\$) _1	60.00				
Government	agency of the United States Gov U.S. Government Agency and the		with an agency of the United States		
Respectfully submitted,		<u> </u>			
SIGNATURE Men	m E No Par	DATE	July 25, 2002		
TYPED OF BRINTED NAME.	Glann F Von Tersch	REGIS	STRATION NO. 41.364		

USE ONLY FOR FILING A PROVISIONAL APPLICATION FOR PATENT

Additional inventors are being named on separately numbered sheets attached hereto

-1-

Address to: Box Provisional Application, Assistant Commissioner for Patents, Washington, D. C. 20231

12/01/97

PTO/SB/05 (12/97)

(if appropriate)



### PROVISIONAL APPLICATION COVER SHEET

**Additional Page** 

Attorney Docket No.

001340.P086Z2

Type a plus sign (+) inside this box [+]

INVENTOR(s)/APPLICANT(s)					
LAST NAME	FIRST NAME	MIDDLE NAME/ INITIAL	RESIDENCE (CITY AND EITHER STATE OR FOREIGN COUNTRY)		
Gudmundsson	Thorkell		-		
Gu	Ming				
Shah	Sunil				
Hench	John				
Yuen	Norman				
Satoor	Satish				
Lin	_Di				
Overby	Johan				
Tan	Yaolong				
Waite	Jim				
Yu	Robert				
Mukherjee	Aditya				
Torres	Adrian				
Cardanha	Brian				
The same and said it is then					
Annual Principal Control of Contr			,		

PTO/SB/17(09/00)

Approved for use through 10/31/2002. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

		FEE TRANSMITTAL FOR F	Y 2002	
		TOTAL AMOUNT OF PAYMENT (\$)	\$160.00	
Complete if Kr				
Application No		sional Patent Application	·	
Filing Date	ventor Mic	erewith		
Group Art Unit		t Yet Assigned		
Examiner Name		t Yet Assigned	•	
Attorney Docke		1340.P086Z2		
	PAYMENT (che	ck one)	-	
1. [ X ]	The Commissi any over paym	oner is hereby authorized to charge ents to:	Indicated fees and credit	
	Deposit Accou Deposit Accou		or & Zafman	
ι×ι	Charge Any A	dditional Fee Required Under 37 CFR	1.16 and 1.17	
[ ]	Applicant clai	ns small entity status. See 37 CFR 1	.27	
2. <u>X</u>	Payment Encl	osed: X Check Money Order Other		
FEE CALCUL	ATION			
1. BASIC	FILING FEE			
Large Entity	Small Entity			
Fee Fee	Fee Fee	Too Depositation	Fo	e Paid
Code (\$) 101 740	Code (\$) 201 370	<u>Fee Description</u> Utility application filing fee		o i uiu
106 330	206 165	Design application filing fee		<del></del>
107 510	207 255	Plant filing fee		
108 740	208 370	Reissue filing fee		
114 160	214 80	Provisional application filing fee	1	60,00
			SUBTOTAL (1) \$ 160.0	0
	AL AMA ====			
2. EXTRA	CLAIM FEES	Extra Claims	Fee from below Fe	e Paid
		<u>Extra Claims</u>	<u>below</u> <u>re</u>	<del>o r dia</del>
Total Claims		- 20** =	x = _	
Independent		- 3** =	x =	
Multiple Dep			=	
**Or number	previously paid	l, if greater; For Reissues, see be	low.	
Large Entity	<b>Small Entity</b>			
Fee Fee	Fee Fee			
Code (\$)	Code (\$)	Fee Description		
103 18	203 9	Claims in excess of 20		
102 84	202 42	Independent claims in excess of 3		
104 280	204 140	Multiple dependent claim, if not pa	iid - eriginal potont	
109 84	209 42	**Reissue independent claims over **Reissue claims in excess of 20 a	r Unginal patent	
110 18	210 9	"Reissue claims in excess of 20 a	nu over ongmai patent	
ľ			SUBTOTAL (2) \$ 0	



### 3. ADDITIONAL FEES


الله نسب

Fee	Fee	Fee	Fee		
Code	(\$)	Code	(\$)	Fee Description	Fee Paid
105	130	205	65	Surcharge - late filing fee or oath	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for ex parte reexamination	
099	8,800	099	8.800		
112	920*	112	920*	Request for inter parties reexamination Requesting publication of SIR prior to Examiner action	
113	1,840*	113	1.840*	Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for reply within first month	
116	400	216	200	Extension for reply within second month	
117	920	217	460	Extension for reply within third month	
118	1,440	218	720	PRO A COLOR DE LA PROPERTICIONAL DE LA PROPERTICION	
128	1,960	228	980	Extension for reply within fifth month	
119	320	219	160	Notice of Appeal	
120	320	220	160	Filing a brief in support of an appeal	
121	280	221	140	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive – unavoidable	
141	1,280	241	640	Petition to revive - unintentional	
142	1,280	242	640	Utility issue fee (or reissue)	
143	460	243	230	Design Issue fee	
144	620	244	310	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Processing fee under 37 CFR 1.17(q)	
126	180	126	180	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per	
100.	70	30,	40	property (times number of properties)	
146	740	246	370	For filing a submission after final rejection	
1.40	, 40	2-70	5.0	(see 37 CFR 1.129(a))	
148	110	248	55	Statutory Disclaimer	
149	740	249	370	For each additional invention to be examined	
1173	7-70	243	3,0	(see 37 CFR 1.129(b))	
179	740	279	370	Request for Continued Examination (RCE)	
169	900	169	900	Request for expedited examination (RGE)	
100	300	103	300	application	
195	300	195	300	Publication fee for early, voluntary, or normal pub.	
196	300	196	300	Publication fee for republication	
194	130	194	130	Request for voluntary publication or republication	
098	130	098	130	Processing fee under 37 CFR 1.17(i) (except provisionals)	
091	1,280	090	1,280	Acceptance of unintentionally delayed claim for priority	,
155,	1,200	551	.,200	noopane or animentionally delayed claim for phonity	
Other	fee (specif	y)			
Other	fee (specif	y)			
				CHOTOTAL (2) & A	
*Podue	ed by Basic	Giling Eco	Daid	SUBTOTAL (3) \$ <u>0</u>	
			raiu		<del></del>
PORM	ITTED BY	Ţ:			
Typed	or Printe	d Name	Glenn	E. Von Tersch	
1.2500			<u> </u>	Date: Jah 25, 20	

Reg. Number:

41,364

Telephone Number: <u>(408) 720-8300</u>



### PROVISIONAL PATENT

### UNITED STATES PROVISIONAL PATENT APPLICATION

### FOR

### A METHOD AND SYSTEM FOR MULTI-LINE TRANSMISSION


5	IN A COMMUNICATIONS SYSTEM
	INVENTORS:
	MICHAIL TSATSANIS
	MARK ERICKSON
•	IOANNIS KANELLAKOPOULOS
10.	THORKELL GUDMUNDSSON
	MING GU
	SUNIL SHAH
	JOHN HENCH
4-	NORMAN YUEN
15	SATISH SATOOR
	DI LIN
	JOHAN OVERBY
	YAOLONG TAN
20	JIM WAITE
20	ROBERT YU
	ADITYA MUKHERJEE
	ADRIAN TORRES
	BRIAN CARDANHA
	Prepared By:
25	Blakely, Sokoloff, Taylor & Zafman llp
	12400 WILSHIRE BOULEVARD
	SEVENTH FLOOR
	Los Angeles, CA 90025-1026 (408) 720-8300
30	(300) / 20 0000
30	ATTORNEY DOCKET NO. 001340.P086Z2
	EXPRESS MAIL CERTIFICATE OF MAILING
	"Express Mail" mailing label number <b>EL867637900US</b>
	Date of Deposit July 25, 2002
	I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington, D.C. 20231
	Carrie Boccaccini
	Typed or printed name of person mailing paper or fee)
	Cario to Wa A 7-25-2002
	(Signature of person mailing paper or fee) Date

### **Trademark Notice**

Various trademarks used herein are registered to Voyan Technology, or otherwise owned by Voyan Technology. Voyan Technology does not object to copying these trademarks as part of any related patent including these trademarks, but otherwise reserves all rights with respect to these trademarks.


## Increasing Customer Demand Broadband in the Last Mile

- Bandwidth expansion has been bipolar
- Enterprise Networks
- 10 Mbps -> 100 Mbps -> Gigabits
- Optical Core Network
- -> 40 Gbps
- immense available capacity
- Access & Metro Networks have NOT kept pace
- 1.5Mbps is the fastest available service offered to most businesses today




## Market Drivers

# **Growing Demand for Bandwidth**



Source: Gartner Group



Source: SEC & Edgar Filings, Computer Industry Almanac, Intel

# Access bandwidth demand is growing

- 25% 50% CAGR for the average enterprise<sup>1</sup>
- Much higher for some applications<sup>2</sup>

### Demand for broadband access is widespread geographically


### Backbone traffic has grown at > 70% CAGR

 1999: 1,000,000 terabits / month³ 2001: 3,000,000 terabits / month<sup>3</sup>

- Research note COM-12-9201; Jay Pultz and Mark Fabb; February 6, 2001 1 Gartner Group; Look Out WAN - The Ethernet Roadkill Machine Is Coming; 2 Lehman Brothers; Enterprise Storage Takes Center Stage; February 12,
- 3 Sources: SEC & Edgar Filings, Computer Industry Almanac, Intel

# Market Inhibitors

Copper Performance/Fiber Availability and Cost




Copper infrastructure is ubiquitous but current technology delivers only limited performance

Fiber penetration is low relative to all businesses and is limited to certain geographic areas

Capital budgets are tight and fiber is costly to deploy in many situations

fiber based services are  $\sim$  12x the cost Based on high costs for deployment, of copper based services


Together, these conditions have created an "Access Gap"




Source: Frost & Sullivan

# Introducing OptiFusion

Solving the "Access Gap" Problem






A chipset solution offering fiber-like performance levels to be achieved using the existing copper infrastructure

Bridges the gap between copper-based and fiber-based services in a cost effective way Delivers T1, FT3, T3 and multi-megabit packet services for a wide variety of carrier applications

## OptiFusion™enables Broadband Broadband in the Last Mile



# OptiFusion" fills the Bandwidth Gap

- Maximizes potential of existing copper access network Increases the average throughput per pair
  - Operates over the full CSA range
    - 9000ft 26AWG
- 12000ft 24AWG
- Enables service offerings previously only available over costly fiber
  - 10Mbps over 4 copper pairs (Ethernet service)
    - 45Mbps over 10 copper pairs (T3 service)
       Requires no access line grooming
- Robust performance in the presence of other co-located services (even same binder)
  - Spectrally friendly to other co-located services (even same binder)

# OptiFusion Value Proposition

Maximize carrier revenue and penetration by enabling high speed, high tariff services to be delivered cost effectively and ubiquitously with the existing copper infrastructure.

Operates on existing copper infrastructure  Delivers high symmetrical speeds to full CSA  Scalability  Quick service activation  Spectrally friendly  Minimizes capital investment  Widespread deployment potential  Widespread deployment potential  Greater customer penetration  Significant revenue growth  Flexible service definitions and provisioning  Fast revenue recognition  Satisfied customers  Operates w/ other services in binder will not impact other services in bind		
n existing copper ure gh symmetrical speeds ice activation friendly		
n existing copperure gh symmetrical speeds ice activation friendly		district canital investment
gh symmetrical speeds ice activation friendly	Onomittee on existing copper	WINIMIZES capital mineralina
gh symmetrical speeds ice activation friendly	Operates on consumer interesting	Widespread deployment potential
gh symmetrical speeds ice activation friendly	ווווו מפון מכימו כ	
ice activation	Section bigh symmetrical speeds	Greater customer penetration
ice activation friendly		Significant revenue growth
		Flexible service definitions and
	Scalability	provisioning
-	Oov corvice activation	Fast revenue recognition
	לחורה אלו הוכל ביווי	Satisfied customers
		other services in binder
	Capatrally friendly	Operates w/ other services
	Specifically inclined	Will not impact other services in binder

# OptiFusion Technology Components

Symmetric	Enables business service delivery
DMT Line Code	Proven
	Widely deployed
	Cost effective
G.SHDSL Spectral Mask	Industry standard
	Deployable today
	Symmetric
Vectored multi-line	Proven in wireless applications
transmission using MIMO	Characterizes and mitigates crosstalk
signal processing	Bonding at the physical layer
tecnniques	No overhead
	<ul> <li>Reduced latency</li> </ul>
DMT - Discrete Multitone Transmission MIMO - Multiple Input Multiple Output	

# Copper Transmission Systems

### Single Line

Single Input Single Output system (SISO)

**₹** 

Examples: ADSL, VDSL, G.SHDSL

### Traditional Multi-line


- Collection of individual SISO's
  - Each SISO acts independently

RX

Essentially a multiple SISO system

### Vectored Multi-line

- Multiple Input Multiple Output system (MIMO)
- Transmission across individual lines is coordinated



### E. C.


# Crosstalk in Single Line Systems

Basics

Crosstalk is the major cause of performance impairment in copper transmission systems

In copper binders all lines interfere with one another

SISO transmission throughput is restricted to compensate for unknown crosstalk



# Crosstalk in Multi-line Systems


Traditional Technologies

Traditional multi-line transmission aggregates multiple SISO systems together

## Crosstalk remains unchecked

- In-domain crosstalk
   Between the individual SISO lines
   themselves
- Out-of-domain crosstalk
   From other services in the binder

Throughput still restricted to compensate for unknown impairments




# Crosstalk in Multi-line Systems

The OptiFusion Approach


# Vectored multi-line transmission

- Characterize and mitigate for indomain crosstalk
- Characterize and mitigate for out-ofdomain crosstalk

Enables dramatic improvement in performance



### Removing the Constraints of Crosstalk OptiFusion Technology



-12-

## **OptiFusion**Bonding at the Physical Layer


## Single line Bonding

### Single line bonding

- Unpacking & repacking data at either end of each single transmission line incurs
- Overhead
- Latency
- The aggregate throughput is less than the sum of the parts

## Vectored Multi-line transmission

- Bonding at the physical layer
  without frames/cells
- with minimal delay
- Maximum use of the available bandwidth




# The OptiFusion Difference

### Vectored multi-line transmission ...


- Treating multiple lines together as one system rather than treating the lines individually
- Vectored the mathematical concept introduced by processing signals across multiple lines

## ... using MIMO signal processing techniques

Signaling techniques for obtaining an understanding of what is occurring within a complex system involving many inputs and outputs



### OptiFusion<sup>TM</sup> Adaptation Gains



avg. 8dB over 300kHz bandwidth / 3dB per bps per Hz  $8/3 \times 300k \times 8$  Channels = 6.4Mbps

# **OptiFusion**The Next Level in Performance

The SISO Approach (ADSL, VDSL, G.SHDSL)

Proposed improvements are for short loops and offer only incremental gains SISO techniques have essentially reached their practical performance limits Multi-line SISO implementations do not offer performance gains

# **Technology Demonstration**

What Will Be Demonstrated?

# Voyan's OptiFusion Technology

- A novel vectored multi-line transmission method leveraging MIMO signal processing techniques
- performance of the existing copper infrastructure Dramatically increases achievable rate and reach


### **Foday**

The first hardware demonstration ever of vectored MIMO technology in a wireline application

MIMO = Multi Input Multi Output

# **Technology Demonstration**

Lab Setup



## OptiFusion™ Demonstration Performance Targets

	Disturber Set	er Set
	Scenario A	Scenario B
9kft 26AWG		
8 pairs		

	Disturber Set	er Set
Disturber Services	Scenario A	Scenario B
ADSL	3	1
SDSL (HDSL)	4	2
HDSL2	2	. 1
VDSL	1	1
DDS	1	0
IDSL	1	0
# ext. disturber pairs	13	<u>.</u>
# SELF disturber pairs	7	7
Total disturbers	20	12

## **Technology Demonstration** Timeline

### **Training Stages**


Echo Cancellation Clock Acquisition (Downstream side only)

Time Equalizers

Frequency Equalizers


MIMO Processing Parameters

Bit-loading Calculation



# OptiFusion Product Plans

Three Speed/Service Classes



### T3 solution

Delivers T3 and fractional service over 10 pairs (at TDM performance levels)

### **Ethernet solution**


Delivers 10 Mbps packet service over 3-4 pairs

### n x T1/E1 solution

Deliver up to  $7 \times T1$  over 4 pairs (at TDM performance levels)


# OptiFusion Applications

	OptiFusion Network Applications
<u>-</u>	<u>Access</u> Affordable T3, FT3, n x T1, Ethernet private line and packet services
(2)	Pair Gain n x T1 for copper constrained routes and next generation packet services such as IMA and multilink Frame Relay
9	Wireless Base station backhaul for supporting 2.5G and 3G wireless data services
•	<u>DLC</u> Digital Loop Carrier (DLC) backhaul for enabling broadband services on the customer side
(3)	Campus/Enterprise Lengthy copper runs which cannot be handled by traditional methods




## 10 Mbps Ethernet

OptiFusion vs. G.SHDSL



### 7 x T1 Bonded System

- Multiple SISO systems offer no synergistic performance gains
- Higher overhead and latency
- 7 copper pairs required for 10 Mbps service



### OptiFusion System

- Vectored MIMO system offers substantial performance gains
- Minimal overhead and latency 4 copper pairs required for 10

Mbps service



Better Performance & Fewer Pairs

## 10 Mbps Ethernet OptiFusion vs. VDSL

### VDSL Solution


- Limited reach too many systems
- Higher capital and operating costs for systems, infrastructure, support and logistics

### OptiFusion Solution


- Great reach fewer systems
- Minimal capital and operating cost impact



Broad Coverage & Lower Cost



## T3 over Copper Product Features




### **Applications**

- T3 Access Equipment
- **DLC Backhaul**
- Next Generation (3G) Base Stations


### **Features**

- Line Interface Unit (LIU) chipset
- T3 (44.7Mbps) / E3 (34.368 Mbps)
- over 10 twisted copper pair
- at CSA range
- Fractional T3 services supported
- Scalable provisioning -
- service can be provisioned over fewer pairs at shorter range
- Spectral compatibility according to T1.417
- **Full toll voice service**
- End to end latency: 1ms
- On-chip training and adaptation

What's WhiteSail



# WhiteSail in POC System



>Fast Track Purchase Orders !! (Cristine)

>Timing, P&R (Johan)

>Test Plans & Bring-up Collateral (Brian)

>SURF (Norm)

### WAVE ARCHITECTURE DOCUMENT

### TABLE OF CONTENTS

1	IS/IS	NOT List	5
2	Funct	ronal Description	5
	2.1	Interface Diagram	5
	2.2	Block Diagram	7
	2.3	Parallel to Serial Converter (P2SC)	7
	2.4	Serial to Parallel Converter (S2P)	8
	2.5	TX Filter	9
	2.6	RX Filter	9
	2.7	Serial Interface.	9
	2.8	Clocking	9
	2.8.1	Data Path	9
-	2.8.2		10
	2.9	Power Up, Reset, and Configuration	10
	2.9.1	Power Up	
	2.9.2	Reset	10
	2.9.3	Configuration	10
3	Progr	amming Model	11
	3.1	Register Map	11
	3.2	Register Definitions	
	3.2.1		
4	Pin L	ust	
	4.1	Interface timing	15
	4.2	Signal List	
	4.2.1		
	4.2.2		
	4.2.3	Reset, Test and Misc. Signals	15

#### 1 IS /- IS NOT List


IS	IS NOT.
<ul> <li>Supports Nibble Data interface @35.328MHz from/to the SILAB (Si3100/Si3101) chips</li> <li>Supports Nibble Data interface @35.328 MHz from/to FPGA-1</li> <li>Up-samples and does a LPF on the data coming from FPGA-1 (TX-Filter)</li> <li>Does a LPF and Down-samples data coming from the SILAB chips (RX-Filter)</li> <li>Interfaces to Eight SILAB chips and has 8 corresponding pairs of RX &amp; TX Filters</li> <li>Supports a Serial Interface @ 8.832 MHz from FPGA-1 for register read/writes</li> <li>A feed-through (from FPGA-1 to the SILAB chips) for the MODE inputs of the SILAB chips</li> <li>A feed-through (from FPGA-1 to the SILAB chips) for the Reset inputs of the SILAB chips</li> <li>&lt; 1W of power</li> <li>&lt; 250 pins</li> <li>XILINX VIRTEX-II XC2V1000 -5 FPGA</li> <li>BG575 Package</li> </ul>	<ul> <li>Serial/Control Interface to the SILAB chips</li> <li>Reset Control of the SILAB chips</li> <li>Control for the Mode inputs to the SILAB chips</li> </ul>

# 2 Functional Description

The WHITESAIL FPGA provides the following functionality


- Performs Serial to Parallel (S2P) conversion of the nibble data coming from the SILAB chips (Si3100/3101) and feeds it to the RX-Filter (LPF + Down-Sampler)
- Performs Parallel to Serial (P2S) conversion of the data from the RX-Filter and sends it to FPGA-1
- Performs Serial to Parallel (S2P) conversion of the nibble data coming from FPGA-1 and feeds it to the TX-Filter (Up-Sampler + LPF)
- Performs Parallel to Serial (P2S) conversion of the data from the TX-Filter and sends it to the SILAB chips

# 2.1 Interface Diagram



**WHITESAIL FPGA Interface Diagram** 

# 2.2 Block Diagram




#### SINGLE CHANNEL BLOCK DIAGRAM

# 2.3 Parallel to Serial Converter (P2SC)

The parallel-to-serial converter takes the 16-bit wide data and converts it into 4 nibbles (nibble = 4bits). The P2SC on the Si3100/3101 interface is slightly different than the P2SC on the FPGA-1 interface.


The P2SC on the S13100/3101 interface is initiated when WCLK is asserted. 16-bits of data are read from the TX ASYNC FIFO-2 every 8 clocks by the P2SC. At steady state this interface bandwidth is 70.656Mbps (a nibble every 2 MCLK's).

The timing diagram for this interface is given below



The P2SC on the FPGA-1 interface is initiated whenever the RX ASYNC FIFO-1 is not empty. The RX Filter will-write 16-bits of parallel data to this FIFO once every 32 clocks and thus interface bandwidth is 17.664Mbps.

The timing diagram for this interface is given below.




#### 2.4 Serial to Parallel Converter (S2P)

The Serial-to-Parallel converter (S2PC) does exactly the reverse of what the P2SC does. The S2PC takes 4 nibbles of data from one interface and writes 16-bit parallel data to the other interface. The S2PC on the FPGA-1 interface and the Si3100/3101 interface differ slightly.


The S2PC at the Si3100/3101 interface is initiated when WCLK is asserted. A nibble of data is received from Si3100/3101 every 2 MCLK. The S2PC converts 4 nibbles of data to 16-bit parallel data and writes it to RX ASYNC FIFO-2. This interface bandwidth is 70.656Mbps (4 nibbles every 8 MCLK).

The timing diagram for this interface is given below



The S2PC at the FPGA-1 interface is initiated when TX\_SYNC is asserted. The TX\_SYNC signal is asserted once every 32 FCLK. The S2PC converts 4 nibbles of serial data to 16-bits of parallel data and writes it to the TX ASYNC FIFO-1. This interface bandwidth is 17.664Mbps (4 nibbles every 32 FCLK).

The timing diagram for this interface is given below



#### 2.5 TX Filter

#### 2.6 RX Filter

#### 2.7 Serial Interface

This interface is used to read/write registers inside the WHITESAIL FPGA. The serial interface has 4 signals, SCLK (I), SCI (I), SCO (O) and SEN#(I). SCLK, SCI and SCO are shared by the WHITESAIL-FPGA and the 8 SILAB chips. However each of these slave targets has its individual enable (SEN#). The slave target will drive SCO only when a read cycle is issued by FPGA-1 to that particular target else it is tri-stated.

The timing diagram for the serial transfer is as shown below

ADD FIG.

#### 2.8 Clocking

#### 2.8.1 Data Path

The WHITESAIL FPGA gets 8 clocks from 8 different SILAB chips. All of these clocks (MCLK\_IN [7:0]) have a fixed frequency of 35.328 MHz. These clocks are used by the 8 P2SC and S2PC pairs at the Si3100/3101 interface respectively.

The master MCLK (coming from Si3100/3101 number-0) is multiplied by a factor of 9/4 in the FPGA DCM. This clock is used by ALL of the TX/RX filters.

The P2SC at the FPGA-1 interface uses the master MCLK (MCLK\_IN0).

The S2PC at the FPGA-1 interface uses FCLK (coming from FPGA-1).

#### 2.8.2 Control Path

The control path in the WHITESAIL FPGA is clocked by SCLK, coming from FPGA-1. This clocks frequency is 8.832 MHz.

#### 2.9 Power Up, Reset, and Configuration

#### 


#### 2.9.2 Reset

The WHITESAIL FPGA has the following resets

- Global Hard Reset (RST\_L): This signal is generated by ANDing the power-on-reset (PO\_RST\_L), generated by the WHITESAIL board and the FPGA reset (FPGA\_RST\_L), generated by FPGA-1.
- Global Soft Reset (SRST). This reset is issued by software when it writes to the ??? register.
- Channel Resets (RST\_DSL\_L [7:0]): These are individual channel resets.

#### 2.9.3 Configuration

The WHITESAIL FPGA is configured, using JTAG by the EPROM on the WHITESAIL board. The DONE signal of the FPGA will be connected to a LED on the board to indicate if the FPGA has been programmed successfully or not.



# 3 Programming Model

# 3.1 Register Map

The WHITESAIL FPGA address space is 128 Bytes (7 bits). All accesses are 16 bits.

Starting Address	Size	Segment Name	Data Direction	Description	
0x00	128 Bytes	GLOBAL Segment	N/A	Revision, Mode, Global Space, Reset, etc.	ľ

	WHITESAIL FPGA Register Map (al	
Address Pa	ge # Name	Description
	GLOBAL Segment	
0x00	FPGA_ID	FPGA ID Register
0x01	FPGA_REV	FPGA Revision Register
0×02	FPGA_SCRATCH	FPGA Scratch Pad Register
0x03-0x7F		Reserved



### 3.2 Register Definitions

Each register is given a plain English name, as well as a unique identifier. Note that all addresses are always in hex.

Register bits may be labeled as read-only, read-write, or reserved. The default access is read-write unless otherwise noted.

- Read-only (RO): Reads will return the value of the register. Writes will be ignored.
- Write-only(WO): Only writes allowed. Read data should be ignored.
- Read-Write (RW): Both reads and writes are allowed.
- Read and Clear (RC): The register bits are reset whenever the software reads the register
- Reserved: Software should ignore anything read from these bits, and it is illegal to change the value of these bits. Changing the value of reserved bits will result in undefined operation.

Registers at reserved addresses must never be read or written. Unless otherwise stated, all of the registers are read/writeable.

### 3.2.1 GLOBAL Segment

- 44	FPGA ID Register (RO)									·神通音系统					
7.						F	PGA_I	D (0x0	0)						
15	14	13	12	11	10	9	8	7	6	5	4	· 3	2		0
						E	PGA_I	D (15:	0)						

Namë	Bit #	Description
FPGA_ID [15:0]	15:0	16-bit read-only value uniquely identifying the WHITESAIL FPGA.  Default=0x?????

	FPGA Revision							Regis	Register (RO)						1. 1. 18 Beckeye . 1	
						FP	GA_R	EV (0x	01)							
15	14	13	12	11	10	9	8	7	6	5	4	3	2		0	
			Мајо	orRov							Min	orRev				

Name	Bit # * *	Description	
MinorRev[7:0]	7.0	8-bit BCD value indicating the minor revision of the chip.	
	i	Default = 0x0	
MajorRev[7:0]	15.8	8-bit BCD value indicating the major revision of the chip.	
		Default = 0x0	

						16 bit 8	Scratc	h Pad R	egister						•
						FPGA	_SCR	ATCH	(0x02)						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1_1_	0
							Scrate	h [15:0]							

Name	Bit#	Description	
Scratch [15:0]	15:0	16-bit scratch register.	
		Default = 0x0000	

# 4 Pin List

All signals are LVTTL (3.3V) signaling levels unless otherwise noted.

Pin count summary:

FPGA-1 Interface: 93 Si3100/3101 Interface: 80 Reset, Test and Misc.: 43

Total 216

# 4.1 Interface timing

# 4.2 Signal List

#### 4.2.1 FPGA-1 Interface (up to 35.328 MHz)

Signal Name	Location	Direction	Total	· Signal Description
FCLK		I	1	Clock from FPGA-1
TX[7:0]_OUT[3:0]		I	32	TX Nibble Data (8 Channels)
TX_SYNC [7:0]		ı	8	SYNC for the TX data (8 Channels)
RX[7:0]_OUT[3:0]		0	32	RX Nibble Data (8 Channels)
RX_SYNC [7:0]		0.	8	. SYNC for the RX data (8 Channels)
MCLK[7:2]_OUT		0	8	MCLK (Channels 2 to 8)
SCLK		I	i	Serial Interface Clock
SCI		1	1	Serial Data In
SCO		0	1	Serial Data Out
SEN_L		I	1	Serial Enable
		TOTAL:	93	

#### 4.2.2 Si3100/3101 Interface (35.328 MHz)

Signal Name	Location	Direction	Total	Signal Description
MCLK[7:0]_IN		I	8	MCLK (8 Channels)
WCLK[7:0]		I	8	Frame Sync for Data transfer
TX[7:0]_IN[3:0]		0	32	TX Nibble Data (8 Channels)
RX[7:0]_IN[3:0]		Ī	32	RX Nibble Data (8 Channels)
		Total:	80	

#### 4.2.3 Reset, Test and Misc. Signals

Signal Name	Location	Direction	Total	Signal Description	
RST_L		1	1	Reset	
RST_DSL_L [7:0]				Individual Resets for the 8	
		1	8	Channels	
MODE_MST_IN [2:0]		I	3	SILAB Chips Mode	
MODE_SLV_IN [2:0]		I	3	SILAB Chips Mode	
MODE_MST_OUT [2:0]		0	3	SILAB Chips Mode	
MODE_SLV_OUT [2:0]		0	3	SILAB Chips Mode	
DEBUG [21:0]		I/O	22	Debug Signals	
		Total:	43		

# WhiteSail AFE Requirements

#### 1. Purpose

This document identifies key requirements of the WhiteSail AFE design, and associated tests used to verify compliance to these requirements.

#### 2. Assumptions

These assumptions have been made in this requirements document:

1) The Silicon Laboratories Si3101 AFE is used in the circuit.

2) Voyan's analog circuit design (transformer through Si3101) is incorporated in the design.

3) The WhiteSail board will interface through a 152 pin Mictor connector to an Alpha Data ADM-XRC-II PCI Mezzanine Card (PMC). Voyan's digital transceiver processing is resident on this board. The ADM-XRC-II product manual (including connector pinout) is included as an appendix to this document.

4) The WhiteSail board vendor is responsible for a detailed specification of the custom digital interface to the board. The WhiteSail digital interface is inclusive of:

a) the board level circuitry on the digital side of the SiLabs AFE.


b) the connector pinout and signal definition between the Alpha Data FPGA PMC.

c) the VHDL interface module residing in the Alpha Data FPGA PMC.

- 5) The WhiteSail board vendor will provide a VHDL testbench for the board. When implemented on the Alpha Data PMC, this testbench will exercise all required operation modes of the AFE. Voyan will complement this testbench with a host-based program to send and receive test vectors to/from the WhiteSail board.
- 6) The maximum word clock rate to/from the AFE board is 1.104 MHz.

# 3. Block Diagram - Digital side

Figure 1 delineates the separation of responsibility between the vendor deliverables and what is developed by Voyan:



Voyan
Deliverable

Vendor
Deliverable

Voyan requires a register based interface to the AFE board, such that two 16-bit registers per channel (one Tx, one Rx) exists for the DSP to write/read to the AFE). A channel specific control port should exist to set/get AFE parameters. The WhiteSail board vendor has freedom to implement the actual interface in the most appropriate way, as long as the DSP access is via registers.

# 4. Detailed Block Diagram - Analog side

A detailed block diagram of the analog portion of the AFE board is shown in Figure 2. Only 1-channel of a total of 8 per board are shown in the block diagram:




Figure 2. AFE block diagram and test points

#### 5. Deliverables

The project deliverables from the WhiteSail board vendor to Voyan are listed as follows, in the order of their delivery:

- 1. AFE Digital Interface Specification includes Mictor pinout and timing specification of the bank of registers that Voyan DSP writes/reads to access the AFE data.
- 2. AFE Digital Interface VHDL for inclusion by Voyan into the logic of the AlphaData ADM-XRC-II FPGA.
- 3. AFE Digital Interface Testbench for inclusion by Voyan into the logic of the AlphaData ADM-XRC-II FPGA. Subsequent Voyan development
- 4. WhiteSail AFE board schematic -
- 5. WhiteSail AFE board layout Gerber files and artwork.
- 6. WhiteSail AFE board blanks Quantity 8.
- 7. Loaded and tested WhiteSail AFE board Quantity 8.
- 8. Custom cable to connect WhiteSail board to Alpha Data board Quantity 8.

# 6. Specifications and Test Requirements

The following specifications assume use of the Silicon Laboratories Si3101 AFE. Those specifications related to the test of the WhiteSail board are included below:

#### **Noise Dynamic Range**

- 1. D must have input noise dynamic range < -90 dBFS, with A=0 (zero transmitter output).
- 2. B must have output noise dynamic range < -80 dBFS, with A=0.

#### THD

- 3. D must have THD < -85 dBFS, for A=0, F=1/4 power tone at 150 kHz.
- 4. B must have THD < -75 dBFS, for A=1/4 power tone at 150 kHz.

#### **MTPR**

- 5. D must have MTPR < -85 dB, for A=multi-tone test signal (supplied).
- 6. B must have MTPR < -75 dB, for A= multi-tone test signal (supplied).

#### **Hybrid Rejection**

7. C/B: -25 dB overall rejection (this can be tuned to the worst case loop (CSA #6) at 9000 feet)
Per Figure 3, the rejection as a function of frequency requirement is:

- -18 dB to -28 dB (linear slope in dB) from 10 kHz to 130 kHz
- –28 dB from 125 kHz to 400 kHz
- -28 dB to -18 dB (linear slope in dB) from 400 kHz to 550 kHz

For loops shorter than CSA6, the rejection requirement is lessened. For example, in Figure 3, the flat part of the rejection curve can be 6 dB higher (-22 dB) for CSA6-1 (7500 feet). For this case the rejection requirement is only -19 dB (aggregate over all frequencies).

#### Measurement #1:

A off, F on (broadband noise), measure the transfer function C/E. If measurement point C is not accessible, infer from the digital word at point D.

#### Measurement #2:

A on (broadband noise), F off, measure C/B.

The noise injected at A and F must be at the same level. Verify that Measurement #2 divided by Measurement #1 <= -25 dB, and further that the transfer function ratio conforms to the Figure 3 frequency requirement.




Figure 3. Overall hybrid rejection of -25 dB, stated as a function of frequency, per specification 5.8. Loops other than CSA6 have reduced requirements.

#### 7. DAC-driven VCXO

The maximum sample rate of the system is 1.104 MHz, and is the same for the DAC and ADC. A VCXO clock is required either on the device or the AFE board, that has these characteristics:

- 1. The VCXO circuit should present a register based interface from the FPGA that allows Voyan to implement clock recovery and tracking in software.
- 2. The maximum VCXO update rate is specified at 8192 Hz.
- VCXO frequency stability (maximum deviation from nominal frequency) = 25 ppm.
- 4. The VCXO should be tunable via a 12-bit DAC over a frequency range of +/- 50 ppm from the nominal clock frequency.
- 5. VCXO clock jitter should be less than -85 dBc at 10 Hz away from the VCXO nominal frequency.

**Project White Sail** 

8-channel AFE Line Card

**Functional Specification** 

This document describes the functional specifications for the Voyan OptlFusion line card called White Sail.





Figure 1 - Block Diagram

#### Clocking:

We need all of the AFE chips to be synchronized if we do not want to build a synchronizer into the receiving chip. To do this, we need to disable the internal VCXO and derive the clock externally. The internal VCXO has a step size of between 0.03 and 0.34 ppm, depending on where it is in the range.

#### Questions:



#### **Project White Sail**

8-channel AFE Line Card

**Functional Specification** 


- Does the SCLK have to be exactly 4x the MCLK? Or is there an internal synchronizer?
- What is the delay from XIN to MCLK out?
- The clock variation is to accommodate variations in the CO's DSL clock. If all of the AFEs are running off the same clock, that assumes that all of the inputs are from one CO. Is this a valid assumption?

#### **HSSI** Interface

The HSSI interface is driven at ECL levels to a 50pin high density connector with the following pinout:


Signal Name	Dir.	Pin # (+side)	Pin # (-side)
SG - Signal Ground		1	26
RT - Receive Timing	<	2	27
	<	3	28
RD - Receive Data	<	4	29
- reserved	<	5	30
ST - Send Timing	<	6	31
SG - Signal Ground		7	32
TA - DTE Available	>	8	33
TT - Terminal Timing		9	34
LA - Loopback circuit A		10	35
SD - Send Data	>	11	36
LB - Loopback circuit B		12	37
SG - Signal Ground		13	38
5 ancillary to DCE		14 - 18	39 - 43
		19	44
5 ancillary from DCE	<	20 - 24	45 - 49
SG - Signal Ground		25	50

Pin pairs 5&30, 14&39 to 18&43, and 20&45 to 24&49 are reserved for future use. To allow future backward compatibility, no signals or receivers of any kind should be connected to these pins.




# White Sail Functional Specification





# Table of Contents

1	Intro	oduction	1
	1.1	References	1
	1.2	Scope	i
	1.3	Overview	1
2	Desi	sign Specification and Implementation	1
	2.1	Design Objectives	1
	2.2	Block Diagram	2
	2.3	Power and Hot Swap	2
	2.4	Clock Distribution	3
	2.4.		3
-	2.4.2	.2 Serial Interface (SCLK)	4
	2.4.3	.3 JTAG Interface (TCK)	4
	2.5	Reset Strategy	
	2.6	WAVE	
	2.7	External Interfaces	
	2.7.		
	2.7.2		
	2.7.3		
	2.7.		
	2.	2.7.4.1 Front Panel Indicators	
		2.7.4.2 Board Level Indicators	
3		echanical	
	3.1		
	3.1.	•	
	3.1.		
	3.2	Placement	
	3.3	Front Panel	
4		ectrical	
	4.1	Timing Information	
	4.1.	(	
	4.1.		
	4.1.		10
	4.1.		
5		st and Debug	
	5.1.		
	5.1.		
		5.1.2.1 Debug Mictor <sup>TM</sup> 1	
	_	5.1.2.2 Debug Mictor™ 2	
		5.1.2.3 Test points	
		5.1.2.4 Bring-up Checklist	
		DIX A: Bill of Materials	
F	APPENI	IDIX B: Component to Schematics Cross Reference	15



# List of Figures

Figure 2-1: White Sail Block Diagram	2
Figure 2-2: MCLK Distribution	
Figure 2-3: ROBO Clock Skew Control	
Figure 2-4: Reset Distribution	
Figure 2-5: DSL Interface	
Figure 2-6: Power Harness Assembly	
Figure 2-7: Functional behavior for LED on 406549-1	
Figure 2-8: Functional behavior for LED on 406549-7	
Figure 2-9: Board level LED descriptions	
Figure 3-1: Component Locations Highlighting Key Devices	
Figure 3-2: Front Panel Cut Outs	
Figure 4-1: Timing Analysis for the Mictor Cable Assembly	
List of Tables	
Table 3-1: Board Construction (Stack-up)	7
Table 4-1: 5.0V, 3.3V, and 1.5V Power Estimates	
Table 4-2: Device Skew and Jitter Specifications	

₩ .-

#### White Sail Card Functional Specification

#### 1 Introduction

#### 1.1 References

- Component Data Sheets
- IEEE 1011.1
- IEEE 1011.10
- IEEE 1011.11
- IEEE 1149.1
- PICMG 2.0 R3.0 CompactPCI Specification
- Wave Functional Specification
- White Sail Layout Guidelines
- White Sail Schematics

#### 1.2 Scope

The purpose of this document is to present the high-level design aspects of the White Sail board. The reader should refer to the schematics for the actual implementation of the concepts presented in this document.

#### 1.3 Overview

The White Sail board is part of a communications system based on DSL technology. The design utilizes eight synchronized, DSL channels to transport aggregated data for the system. Part of the data aggregation and data processing is performed on board using an FPGA, code-named Wave. The Wave chip then transports the data to the system where data is handled by other elements.

The design primarily uses 3.3V and 5.0V to power the circuitry. The voltage rails are provided by the power subsystem in a CompactPCI chassis or through an external power supply if the board is in stand-alone operation. In either case, the data interface to the system consists of a high-speed ribbon cable.

# 2 Design Specification and Implementation

#### 2.1 Design Objectives

The design is based on the Silicon Labs' DSL ASIC, Si3101-KQ, and the respective evaluation platform. The following is a list of the objectives:

- Conform to the specifications for a CompactPCI 6U, rear I/O form factor
- Provide eight DSL channels, where one is master and seven are slaves
- Synchronize each slave channel to the master channel
- Hot swap capable at the hardware level
- Provide for two sources of power and condition the rails accordingly
- Provide test features such as logic analyzer taps, test points, and visual indicators
- Incorporate an FPGA and its supporting circuitry for data processing and control
- Use a reset strategy based on power-up sequencing which then relinquishes control to the system reset inputs
- Design the board to be backwards compatible with Si3100-KQ (Rev C) AFE's

The following is a list of design considerations that shall not be incorporated:

Hot swap capable at the software level

- Meets all compliance standards for safety
- Designed for surge immunity, i.e. lightning strikes, wet line shorts, etc.
- Provide for an alternate data path to the system in essence bypassing Wave

#### 2.2 Block Diagram





Figure 2-1: White Sail Block Diagram

#### 2.3 Power and Hot Swap

As shown in the block diagram, power originates from one of two sources, either the back plane in a CompactPCI chassis or from external power supplies connected through the external power plug on the board. These voltage rails, 3.3V and 5.0V, feed through a hot swap controller to carefully ramp the rails for the rest of the circuitry. There is also a voltage regulator that uses the 3.3V rail as a source of power to generate the 1.5V rail used by Wave.

The hot swap controller monitors the primary rails, 3.3V and 5V, for under-voltage and short-circuit conditions. The design also uses independent, precision voltage monitors for each of the three voltage rails. The monitors and the hot swap controller tie into the reset circuitry.



<del>-</del>

#### White Sail Card Functional Specification

#### 2.4 Clock Distribution

### 2.4.1 Nibble Interface (MCLK)




Figure 2-2: MCLK Distribution

The primary channel (DSL1) is the root for all other devices on the board. DSL1 uses an external crystal with its internal VCXO to generate the MCLK signal for the nibble interface. A copy of the MCLK output is used to fan out the clock inputs to the other DSL channels through a series of zero delay buffers. The goal is to minimize skew and jitter while providing a synchronous clock to all devices.

For the purposes of debug or fine tuning, the clock inputs to the slave channels may be skewed with respect to the clock for the master channel. This is accomplished by manipulating control switches that are connected to the ROBO clock device. Note that the skews introduced by these controls are not symmetric across all outputs.




Figure 2-3: ROBO Clock Skew Control

#### 2.4.2 Serial Interface (SCLK)

The clock for the serial interface to all Silicon Laboratories chips originates from FPGA1 in the main system. This signal is buffered on the board using a Motorola one to nine, fan-out buffer with a non-zero delay of approximately nine nanoseconds. Therefore each device receives a single ended copy of the original SCLK signal except for the FPGA, which shares its input with a debug Mictor™ connector.

#### 2.4.3 JTAG Interface (TCK)

The JTAG clock is used for the programming of the serial EEPROM and the FPGA. The clock originates from the Xilinx programmer and is buffered on the White Sail board. The general-purpose buffer is used to create a single ended duplicate of the original signal.

#### 2.5 Reset Strategy.

Once the 3.3V and 5V voltage levels have reached their appropriate thresholds, the hot swap controller releases its reset signal to the reset block. The reset block consists of three voltage monitors or sensors and some reset logic. Each sensor along with the hot swap controller asserts an independent signal that gates the power-on reset signal. Once the respective voltage level is reached, the monitor delays the release of power-on reset for 150ms. The power-on reset signal shall assert if any of the voltage rails fail to achieve or maintain their appropriate level. The power-on reset signal can also be asserted manually via the push-button signal feeding the hot swap controller.




Figure 2-4: Reset Distribution

#### **2.6 WAVE**

(

Wave is an FPGA designed to manage the data between the eight DSL channels and the main system.

#### 2.7 External Interfaces

#### 2.7.1 DSL Channel Connectors

Each DSL channel employs a single RJ-45 style connector with dual integrated light emitting diodes. Only pins 5 and 7 are used as the line side interface to the user. Note that this connector does not provide sufficient protection against high potential conditions such as a lightning strike. Based on the product specification this design limitation was deemed acceptable and thus for convenience this connector is employed.




Figure 2-5: DSL Interface

#### 2.7.2 Power Interface

The board shall provide a means of applying external power when not plugged into the chassis. This is accomplished through the use of a two by two header (4 pin) that is keyed to avoid incorrect insertion. The mating plug houses the crimped pins that connect to wires leading to the external power supply. This wire assembly shall serve as the power harness as shown in the following diagram.




Figure 2-6: Power Harness Assembly

#### 2.7.3 Front Panel Switches

#### 2.7.4 LED Indicators

#### 2.7.4.1 Front Panel Indicators

The front panel shall have a single light emitting diode to indicate the condition of the power subsystem, where ON (green) denotes a "power good" condition and OFF indicates a problem with the power subsystem.

Each DSL channel shall have a minimum of two light emitting diodes with the ability to support up to four light emitting diodes. These diodes are controlled directly by the WAVE chip with no buffering mechanism on the board. This implies that the appropriate drivers should be chosen for the WAVE chip to handle the drive requirements of the diodes. The operating current may range anywhere between 5.5mA to 7.5mA. The recommended drivers for these diodes are LVTTL24.

The following tables serve as truth tables for controlling the light emitting diodes under each available option. The columns LEDxA and LEDxB represent the driving signals from the FPGA, where x represents either LED 1 or LED 2 for a given DSL channel.

LEDXA	LEDxB	State
LO	LO	Off
LO	HI	Green/Yellow <sup>1</sup>
н	LO	Off
ш	Н	Off

Figure 2-7: Functional behavior for LED on 406549-1

LEDxA	LEDxB	State
LO	LO	Off
LO	HI	Green
HI	LO	Orange
HI	HI	Off

Figure 2-8: Functional behavior for LED on 406549-7


#### 2.7.4.2 Board Level Indicators

The design shall incorporate light emitting diodes to indicate board level events that are useful in a laboratory bring-up environment. The following table highlights the LED indicators that are included in the design.

Label	State Description						
	ON	OFF	Color				
DONE	FPGA programming completed	FPGA is not programmed	Green				
PWR_RST	Reset is asserted due to user interrupt or voltage rail outside the specified range	All voltage rails are within the specified range	Red				
PWR_GOOD	All voltage rails are within the specified range	Reset is asserted due to user interrupt or voltage rail outside the specified range	Green <sup>2</sup>				
5.0V	5.0V rail is enabled through the hot swap controller	Hot swap controller has not released the 5.0V rail	Green				
3.0V	3.3V rail is enabled through the hot swap controller	Hot swap controller has not released the 3.3V rail	Green				

Figure 2-9: Board level LED descriptions

LED1 is green while LED2 is yellow, refer to figure 2-2 for relative positions on the RJ-45 connector.



### 3 Mechanical

# 3.1 Board Fabrication Information

# 3.1.1 Physical Dimensions

The board's form factor shall conform to the CompactPCI specification for a 6U, rear I/O card. The mechanical drawings can be found in the CompactPCI specification, PICMG 2.0 R3.0 that is also governed by IEEE specifications 1011.1, 1011.10, and 1011.11.

3.1.2 Stack-Up

Board	क्रम <u>ी</u>		lie bandle water	
Thick	A	CU oz	Dielect.	Comments
S	1	0.6		
1 1		EMERERRECE SERVICE	4	- 1000 WGG - 00:00 are G :000 HGG = 57.0
Р	2	0.6		
1	(F)	THE CORE	5	
S	3	0.6		004 tmoos - 40 chms
1		PREPREGRAMME	5	.004 traces = 49 ohms
Р	4	0.6	######	
1 1	يه ۾	CORETAINE	~ ** ******	
Р	5	0.6		
1	- A	PREPREG资金等。证法。	ક્રાંડેક્ટેડે. 5	
s	6	0.8 m	************	
l i	.5.	OORE spain (1) (1)	5	004 traces = 49 ohms
P	7	0.6		
1		でのCDDEのできょうファイル。		
s	8	PREPREG	5	
Ĭ	ľ	0.0		.004 traces = 49 ohms
P	9	OORE # E TER TO THE	5	
1 5	٦	0.0	or action.	
s	10	: PREPREG 為其智慧達	5	
3	10	0.6		.004 traces = 49 ohms
	·7 ≥	注:"中CORE,严重程度的	5	
1 7	11	0.6	李龍工學	
s	12	DISCIPREPREGEDITORS 0.6	4	
	12	0.6	14 To 14 To 14	.0065 traces=50.8chms or .005 traces=57.6
TOTAL	L AMI	NATION THICKNESS: 7.20	53	Total thickness .062

Table 3-1: Board Construction (Stack-up)

#### 3.2 Placement

The following diagram highlights the placement of key functional blocks in the design. The diagram is not to scale, although the diagram was extracted from the manufacturing CAD tools.




Figure 3-1: Component Locations Highlighting Key Devices

#### 3.3 Front Panel

The front panel features openings for each of the eight DSL channels. The "power good" indicator should be visible from a 120 degree viewing angle. There are also two small openings to access the "power cycle" and "reset" switches using a small poking implement, such as a plastic stylus. The front panel also features two ergonomic, latching handles, which facilitate insertion and/or extraction from the chassis.




Figure 3-2: Front Panel Cut Outs

#### 4 Electrical

#### 4.1 Timing Information

#### 4.1.1 Wave - AFE Interface (a.k.a. Nibble Interface)

The nibble interface should adhere to the timing diagrams specified in the Si3101-KQ (AFE) data sheet. There is not enough timing margin to perform transactions on a single clock edge based on the "hold" requirements specified in the data sheet.

#### 4.1.2 Wave/FPGA1 Interface (Mictor™ Interface)

The interface between the main system and the White Sail board shall consist of a high-speed cable assembly. This cable assembly is a significant variable when determining the timing budget between the FPGA devices on each end of the cable interface. Based on the timing diagram that follows, the recommended cable length is thirty inches.

The signals F1\_WV\_TX and WV\_F1\_RX represent the data busses, which go between FPGA1 in the system and WAVE on the White Sail board. The signal F1\_WV\_TX represents the data passing from FGPA1 to WAVE while WV\_F1\_RX represents the data passing from WAVE to FPGA1.

The large skew between FPGA1\_MCLK and WAVE\_MCLK is largely attributed to the propagation delay across the cable, where both clocks originate on the White Sail board yet FPGA1 must receive its clock across the cable.




Figure 4-1: Timing Analysis for the Mictor Cable Assembly

#### 4.1.3 Power Estimates

Power Estimates (based on MAX ratings)										
4 3 4		14. 18. 18. 18. 18. 18. 18. 18. 18. 18. 18	, 5-1, 1, 1, -	Voltage:	Rail (V)					
		"原政部等日	.5. ·	- 3.	3		5			
Device.	QTY	.lmax-(A):	- Total	Imax (A)	Total.	· Imax (A)	Total			
RoboClock Core	1	-	N/A	0.095	0.095	-	N/A			
RoboClock Output Pair	4		N/A	0.019	0.076	-	N/A			
RoboClock Biasing	8	-	N/A	0.009	0.072	-	N/A			
Si3101	8	-	N/A	0.11	0.88	0.4	3.2			
MPC947 core	1	-	N/A	0.028	0.028	-	N/A			
MPC947 outputs	9	-	N/A	0.01	0.09	-	N/A			
XC2V1000 quiescent	1	0.075	0.075	0.085	0.085	-	N/A			
XC2V1000 core	1	0.4	0.4	-	N/A	-	N/A			
XC2V1000 output	1	-	N/A	0.015	0.015	-	N/A			
XC2V1000 aux	1	-	N/A	0.005	0.005	-	N/A			
XC18V04	1		N/A	0.025	0.025	-	N/A			
CY2304 Core	1	-	N/A	0.018	0.018	-	N/A			
CY2304 Output	4		N/A	0.004	0.016	-	N/A			
Power Regulator	1		N/A	-	N/A	0.25	0.25			
HotSwap	1	-	N/A	-	N/A	0.025	0.025			
Totals (A)			0.475		1.405		3.475			
Power Dissipation (W)			0.7125		4.6365		17.375			

Table 4-1: 5.0V, 3.3V, and 1.5V Power Estimates

#### 4.1.4 Clock Distribution Skews and Jitter

Based on discussions with the technical staff, the design may tolerate a reasonable amount of skew (on the order of several nanoseconds) and less than 900ps of jitter. This is made possible by the correction algorithms that are used to recover and maintain clock synchronization with respect to the master DSL channel in the system. The following table highlights the component specifications that are outlined in the respective data sheets.

Device	Part to Part Skew	·Output to Output Skew	Jitter		
ROBO Clock	1.2ns	250ps	200ps		
Cy2304	500ps	200ps	180ps		
Si3101-KQ	Not Applicable	Not Applicable	Negligible		

Table 4-2: Device Skew and Jitter Specifications

Assuming that jitter is cumulative and that the devices are operating at opposite extremes, the worst-case condition for the slave DSL channels with respect to the master channel is a clock skew of 950ps with a jitter of 380ps. At the system level with two White Sail boards communicating to each other, the worst-case condition between two slave DSL channels is a clock skew of 1.7ns with a peak to peak jitter of 720ps.

#### 5 Test and Debug

#### 5.1.1 Board Assembly

There will not be an in-circuit test (ICT) fixture designed for this board due to the limited quantity that will be assembled over the life of this product. As a result and in the interest of schedule only minimal effort will be spent on adding circuit-side test points to support such a fixture. Consequently, this will also limit the ability to perform tests on a flying-probe machine. Therefore, the assembly house will employ a 5DX x-ray machine to validate component placement and the quality of the soldering process. Normally, component values and type can be validated using a flying-probe machine (FPM). In lieu of the FPM, both the engineer and the assembly house will perform a visual inspection to validate the assembly of the board. It was deemed more critical to validate the quality of the solder joints with 5DX rather than component values with FPM, especially because the BGA cannot be inspected with the naked eye. This is made possible due to the nature of the design, i.e. there are a relatively small number of unique parts and the fact that there are eight typical circuits.

#### 5.1.2 Board level features

#### 5.1.2.1 Debug Mictor™ 1

The Mictor™ (38-pin connector) provides the user with visibility on specific signals using a logic analyzer. This particular Mictor™ allows the user to capture waveforms for: DEBUG [24:0] and the serial interface specified in the Silicon Laboratories' data sheet. In addition to the aforementioned signals, the serial enable signals for the master channel (channel 1) and Wave are available. The DEBUG bus is a general-purpose bus that runs between Wave and the FPGA in the system.

#### 5.1.2.2 Debug Mictor™ 2

The Mictor<sup>TM</sup> (38-pin connector) provides the user with visibility on specific signals using a logic analyzer. This particular Mictor<sup>TM</sup> allows the user to capture waveforms


for: the nibble interface between Wave and the master DSL channel as well as the corresponding nibble interface between Wave and the FPGA in the main system. It also includes the reset signal for channel 1.

#### 5.1.2.3 Test points

There are various test points to access the power rails and ground. These test points are strategically placed on the board and are labeled appropriately. There are no other test points in the design due to the compactness of the physical design.


#### 5.1.2.4 Bring-up Checklist

The reader is deferred to the test plan and bring-up plan documents.




# **APPENDIX A: Bill of Materials**

118   C1.C2.C3CCCC21.C2C.C3C.C3C.C3C.C3C.C3C.C3C.C3C.C3C.C3C	Manufacturer Part Number		Stidi?
C24,C25,C26,C27,C25,C27,C35,C35,C35,C35,C35,C35,C35,C35,C35,C35		MINE	
C34.C48.C58.C554.C551.C518. C517.C518.C519.C524.C528. C534.C535.C537.C538. C534.C535.C537.C538. C534.C535.C537.C538. C534.C535.C537.C538. C534.C535.C537.C537.C538. C534.C535.C537.C578.C589. C534.C535.C537.C578.C589. C534.C535.C537.C578.C589. C534.C535.C537.C539.C530. C534.C535.C537.C539.C530. C534.C535.C537.C539.C530. C534.C535.C537.C539.C530. C534.C535.C537.C539.C530. C534.C535.C537.C539.C530. C534.C535.C537.C539.C530. C534.C535.C537.C539.C539. C534.C535.C537.C539.C539. C534.C535.C537.C539.C539. C534.C537.C537.C537.C539. C534.C537.C537.C537.C539. C534.C537.C537.C537.C539. C534.C537.C537.C537.C539. C534.C537.C537.C537.C539. C534.C537.C537.C537.C539. C537.C537.C537.C537.C539. C537.C537.C537.C537.C537.C539. C537.C537.C537.C537.C539. C537.C537.C537.C539.C537. C537.C537.C537.C537.C539. C537.C537.C537.C537.C537.C537. C537.C537.C537.C537.C537.C537. C537.C537.C537.C537.C537.C537. C537.C537.C537.C537.C537. C537.C537.C537.C537.C537.C537. C537.C537.C			1
CS17,CS18,CS19,CS24,CS28,CS38,CS35,CS35,CS35,CS35,CS35,CS35,CS35,CS35	i i		1
CSM_CSSA_CSSA_CSSA_CSSA_CSSA_CSSA_CSSA_C	i		1
CS39,CS40,CS4,CS54,CS53,CS6,CS7 CS54, CS34,CS55,CS66,CS77,CS74, CS74,CS75,CS77,CS56,CS6,CS57,CS66,CS73,CS66,CS73,CS66,CS73,CS66,CS73,CS66,CS73,CS66,CS73,CS66,CS73,CS66,CS73,CS66,CS73,CS66,CS73,CS66,CS74,CS56,CS69,CS69,CS69,CS69,CS69,CS69,CS69,CS6	1 1		
CSS4,CSS6,CSS6,CSS7,CSS8,CSSS,CSSS,CSSSS,CSSSS,CSSSS,CSSS,CSSS,CSSS,CSSS,CSSS,CSSS,CSSS,CSSS,CSSSS,CSSS,	1		
CSS9,CSS6,CSG6,CS77,CS78,	ŀ		
CSSQ.CSSQ.CSSQ.CSSQ.CSSQ.CSSQ.CSSQ.CSSQ	i l		
CS75,CS76,CS79,CS89,CS97,CS89,CS98,CS97,CS91,CS91,CS93,CS94,CS95,CS95,CS97,CS93,CS97,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS92,CS93,CS93,CS94,CS92,CS93,CS94,CS92,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS93,CS94,CS94,CS94,CS94,CS94,CS94,CS94,CS94	i I		i
CS84,CS86,CS87,CS89,CS90,   CS81,CS80,CS91, CS81,CS94,CS93,CS95,CS95,CS95,CS95,CS95,CS95,CS95,CS95			l l
CSSI_CSSI_CSSI_CSSI_CSSI_CSSI_CSSI_CSSI	1		į
CSSB_CSSB_CSSB_CSSB_CSSB_CSSB_CSSB_CSSB	i i		Ē
C60B,C607,C609,C610,C611, C612,C615,C616,C619,C620,C615,C615,C615,C615,C615,C615,C615,C615	}		<b>I</b>
C612,C615,C616,C619,C620, C627, C629,C628,C621,C625,C625,C625,C625,C625,C625,C625,C625	}		
C612,C615,C616,C619,C620, C627, C629,C628,C621,C625,C625,C625,C625,C625,C625,C625,C625			
GS21_GS22_GS26_GS26_GS27, GS28_GS36_GS37, GS28_GS36_GS36_GS37, GS35_GS44_GS35_GS46_GS47, GS48_GS48_GS47, GS48_GS48_GS48_GS48_GS47, GS48_GS48_GS48_GS48_GS48_GS48_GS48_GS48_			
CS29_CS30_CS31_CS34_CS34_CS34_CS34_CS35_CS46_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS86_CS67_CS67_CS67_CS67_CS67_CS67_CS67_CS6			i
CS3S.CS44_CS45_CS64_CS647, CS48_CS49_CS65_CS64_CS67, CS85_CS84_CS65_CS65_CS67, CS85_CS84_CS65_CS65_CS67, CS85_CS84_CS65_CS65_CS67, CS85_CS84_CS65_CS65_CS65_CS67, CS85_CS86_CS76_CS76_CS76, CS86_CS76_CS76_CS76_CS76, CS76_CS76_CS76_CS76_CS76, CS76_CS76_CS76_CS76_CS76, CS76_CS76_CS76_CS76_CS76, CS76_CS76_CS76_CS76_CS76_CS76, CS76_CS76_CS76_CS76_CS76_CS76, CS76_CS76_CS76_CS76_CS76_CS76_CS76, CS76_CS76_CS76_CS76_CS76_CS76_CS76_CS76_			
Ce48, Ce49, Ce52, Ce54, Ce62, Ce56, Ce67, Ce58, Ce64, Ce65, Ce66, Ce67, Ce58, Ce67, Ce68, Ce67, Ce69, Ce67, Ce67, Ce67, Ce67, Ce69, Ce67, Ce67			
CSSLCSB4_CSB5_CSB6_CSB7, CSB8_CSB7_CSB6_CSB7_CSB6_CSB7_CSB6_CSB7_CSB6_CSB7_CSB8_CSB5_CSB6_CSB7_CSB8_CSB6_CSB7_CSB8_CSB6_CSB7_CSB8_CSB6_CSB7_CSB8_CSB6_CSB7_CSB8_CSB6_CSB7_CSB8_CSB6_CSB7_CSB8_CSB6_CSB7_CSB8_CSB6_CSB7_CSB6_CSB6_CSB7_CSB6_CSB6_CSB7_CSB6_CSB6_CSB7_CSB6_CSB6_CSB6_CSB7_CSB6_CSB6_CSB6_CSB7_CSB6_CSB6_CSB6_CSB7_CSB6_CSB6_CSB6_CSB7_CSB6_CSB6_CSB6_CSB7_CSB6_CSB6_CSB6_CSB6_CSB7_CSB6_CSB6_CSB6_CSB6_CSB6_CSB6_CSB6_CSB6	k		
C88.C672_C674_C682_C683,   C88.C683_C684_C683_C687_C689,   C88.C682_C687_C687_C689,   C88.C682_C687_C687_C689,   C88.C687_C687_C689,   C88.C687_C687_C687_C687_C687_C687_C687_C687_	-		
CSB4_CSB5_CSB6_CSB7_CSB6_SSB6_SSB6_CSB7_CSB6_SSB6_SSB6_CSB7_CTC_CTCB_CTCB_CTCB_CTCB_CTCB_CTCB_CTC			į.
CS94_CS96_CS97_C770_C703_C770_S    C70_C70_C70_C70_C70_C70_C70_S    C70_C70_C70_C70_C70_C70_S    C70_C70_C70_C70_C70_C70_S    C70_C70_C70_C70_C70_C70_S    C70_C70_C70_C70_C70_C70_S    C70_C70_C70_C70_C70_C70_C70_S    C70_C70_C70_C70_C70_C70_C70_C70_C70_C70_			<u>,</u>
2 16   C.S.O.G.S.O.TOT.,CTOB. 2 16   C.S.O.G.S.O.TOT.,CTOB.   2 16   C.S.O.G.S.O.TOT.,CT.A.C.S.O.G.B.   2 20   C.S.O.G.S.O.TOT.,CT.A.C.S.O.G.B.   3 16   C.T.O.T.C.TY.C.S.A.C.S.S.C.M.   3 16   C.T.O.T.C.TY.C.S.A.C.S.S.C.M.   4   C.S.O.G.S.O.G.S.S.C.G.S.O.G.S.S.   4   ST.O.G.G.T.O.T.C.S.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.T.C.C.S.A.   5   C.G.T.O.T.C.T.C.C.S.A.   5   C.G.T.O.T.C.T.C.C.S.A.   6   C.G.T.O.T.C.T.C.C.S.A.   6   C.G.T.O.T.C.T.C.C.S.A.   6   C.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.T.C.T.C.T.C.S.A.   7   T.G.T.C.T.T.C.T.C.T.C.T.C.T.C.T.C.T.C.T.	i i		
2 16   C.S.O.G.S.O.TOT.,CTOB. 2 16   C.S.O.G.S.O.TOT.,CTOB.   2 16   C.S.O.G.S.O.TOT.,CT.A.C.S.O.G.B.   2 20   C.S.O.G.S.O.TOT.,CT.A.C.S.O.G.B.   3 16   C.T.O.T.C.TY.C.S.A.C.S.S.C.M.   3 16   C.T.O.T.C.TY.C.S.A.C.S.S.C.M.   4   C.S.O.G.S.O.G.S.S.C.G.S.O.G.S.S.   4   ST.O.G.G.T.O.T.C.S.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.S.C.S.A.   5   C.G.T.O.T.C.T.C.C.S.A.   5   C.G.T.O.T.C.T.C.C.S.A.   5   C.G.T.O.T.C.T.C.C.S.A.   6   C.G.T.O.T.C.T.C.C.S.A.   6   C.G.T.O.T.C.T.C.C.S.A.   6   C.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.O.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.T.C.T.C.C.S.A.   7   T.G.T.C.T.C.T.C.T.C.T.C.T.C.T.C.S.A.   7   T.G.T.C.T.T.C.T.C.T.C.T.C.T.C.T.C.T.C.T.	į I		I
2 16   CS.CR.GS.(10,C114,C15C15)   2.2nF   Venkel   C0805C0G250-222,INE   C20,C36,C41,C42,C43,C46, C47,C51,C52   C47,C51,C52   C47,C51,C52   C47,C51,C52   C47,C51,C52   C52,C544, C525,C544, C525,C544, C525,C544, C525,C545,C57,C595   C52,C525,C545,C57,C595   C52,C525,C545,C52,C595,C514,C521,C583, C595,C593,C593,C593,C593,C593,C593,C593,	1		Ī
C20.C36.C41,C42.C43,C46, C47.C51.C52 3 16 C7.C51.C71.C34.C39.C44, C49.C501.C504.C525.C544, C597.C38.G6.C53.C572.C955 1 15 C8.C13.C18.C35.C36.C45, C597.C38.G6.C35.C37.C35, C59.C508.C514.C521.C583, C59.C508.C514.C521.C583, C59.C508.C514.C521.C583, C59.C508.C514.C521.C580, C59.C508.C514.C526.C54, C50.C508.C514.C526.C54, C50.C508.C514.C526.C54, C50.C508.C526.C504, C50.C508.C526.C504, C50.C508.C526.C504, C50.C508.C526.C504, C50.C508.C526.C504, C50.C508.C527.C528.C546, C50.C508.C527.C528.C548, C50.C508.C576.C609, C608.C608.C607.C608.C508, C608.C608.C608.C608.C608.C608.C608.C608.	Venkel Casassassassassassassassassassassassassa	22 INC	
3 16 C7, C12, C17, C34, C39, C44, C49, C301, C504, C525, C544, C587, C305, C532, C532, C635, C672, C695, C505, C504, C525, C544, C587, C305, C532, C532, C632, C63	TARREL CONTROL CONTROL	ححباالا	· [
3 16 [C7.C12.C17,C34,C39,C44, C29.C44, C29.C591,C594,C525,C544, C59.C591,C594,C525,C544, C525,C534, C521,C534, C525,C534, C521,C534, C525,C534,C521,C534, C525,C534, C525,C534,C521,C534, C525,C534,C521,C534, C525,C534,C521,C534,C521,C534,C521,C534,C521,C534,C521,C534,C521,C534,C521,C534,C521,C534,C521,C534,C521,C534,C521,C534,C521,C534,C521,C534,C534,C531,C534,C521,C534,C531,C	1		1
C49,C591,C504,C525,C544, C597,C695	100		
CS87.C836,C453,C467,C45   10uF	AVX [TPSC107M010]	0200	
15   SB.C13.C18,C35,C40,C45,   CSC,C50.C50.S1.C51.C51.C51.C51.C51.C51.C51.C51.C51.C5			i
CS0_CS0_CS1_CS1_CS1_CS1_CS1_   S			
CS9,CS9,CS91,CS91,CS93,CS91,CS93,CS93,CS93,CS93,CS93,CS93,CS94,CS93,CS93,CS94,CS94,CS93,CS94,CS94,CS93,CS94,CS93,CS94,CS94,CS94,CS95,CS93,CS94,CS94,CS93,CS94,CS95,CS93,CS94,CS95,CS96,CS96,CS96,CS96,CS96,CS96,CS96,CS96	Venkel IC1210X7R160-	06KNF	
CS95,C698,C613,C614   S 3 C11,C18,C28   S 850			Į.
S	į l		
6 2 (230.23 2) 33	Pagasaga ECU FUSAsath		<del></del>
7 18 C31C33C320,C541C550. 1u YAIVO VUDEN LMK212BJT05MG C579,C585,C584,C582,C600,C601,C604,C622,C428,C655,C636,C686,C686,C686,C686,C686,C686,C686			<del></del>
C579,C585,C580,C582,C600,   C601,C604,C622,C622,C625,C665,C668,C709   C602,C622,C622,C625,C665,C668,C709   C507,C508,C527,C526,C546,   C547,C561,C569,C537,C636,C690,   C547,C561,C569,C637,C690,   C597,C522,C523,C529,C542,   C548,C552,C570,C639,C630,   C593,C522,C523,C529,C542,   C548,C552,C570,C639,C630,   C551,C670,C677,C691,C639,C630,   C659,C677,C671,C691,C639,C630,   C659,C670,C677,C691,C639,C630,   C659,C670,C677,C691,C639,C630,   C659,C670,C677,C691,C677,C691,C639,C630,C631,C72,C681,C690,C781,C681,C690,C781,C681,C690,C791,C681,C690,C691,C691,C691,C691,C691,C691,C691,C691			
C801_C804_C822_C828_C858_    C869_C868_C709	TAIYO YUDEN  LMK212BJ105N	G	1
8 2 C592,C533 8 2pF AVX 08085SARR2JAT2A 9 16 C597,C508,C527,C528,C546, C547,C561,C559,C637,C638, C557,C675,C639,C639, C659, C657,C675,C676,C639, C659, C657,C675,C676,C639,C650, C551,C570,C639,C650, C551,C570,C639,C651, C560,C6571,C677,C677,C677,C677,C677,C677,C677,C6			1
8 2 C592.C503 9 16 C507.C508.C527.C528.C546, C547.C561.C559.C637.C638, C559.C657.C675.C676.C690, C698 10 16 C509.C522.C529.C529.C542, C548.C562.C570.C639.C650, C699 11 17 C510.C513.C532.C532.C533.C551, C699 11 17 C510.C513.C532.C533.C551, C552.C564.C571.C618.C640, C643.C5532.C660.C679.C681, C699 12 16 C511.C512.C530.C531.C549, C651.C512.C550.C531.C549, C652.C661.C672.C660.C672, C670.C671.C671.C672, C670.C671.C671.C672, C670.C671.C671.C672, C670.C671.C671.C672, C670.C671.C671.C672, C670.C671.C671.C672, C670.C671.C671.C671.C672, C670.C671.C671.C671.C671.C672, C670.C671.C671.C671.C671.C671.C672, C670.C671.C671.C671.C671.C671.C671.C672, C670.C671.C671.C671.C671.C671.C671.C671.C671			
9 16 C507.C508,C527,C528,C546, 18nF			
9 16 C507.C508.C527.C528.C546, 18hF Vankel C1812C0G50C-183JNE C547.C561,C559.C637,C638, C656,C657,C679,C676,C690, C698 C657,C679,C676,C690, C698 C657,C673,C676,C690, C698 C657,C672,C677,C691, C691, C699 C651,C670,C671,C677,C691, C699 C651,C670,C671,C677,C691, C699 C651,C670,C671,C677,C691, C699 C651,C670,C671,C677,C691, C699 C652,C524,C632,C532,C543,C551, C680,C678,C681, C680,C681,C682,C684,C683,C701,C618,C684, C683,C701 C680,C682,C700 C683,C72,C641,C642, C656,C661,C679,C680,C692, C700 C700 C700 C700 C700 C700 C700 C70	AVX 08055ARR2 IAT	ΣΔ-	
CS47,CS51,CS69,CS37,CS69, CS86,CS7,CA75,C676,C690, CS88			
C856,C657,C676,C690, C898   C589,C522,C529,C542, C549,C552,C570,C83,C650, C851,C570,C671,C677,C691, C899   C599,C652,C570,C618,C650, C851,C570,C671,C677,C691, C899   C599,C652,C564,C571,C618,C680, C851,C570,C618,C681, C693,C701   C693,C701   C693,C701   C700,C618,C624,C636,C661,C679,C680,C692,C700   C700   C700   C700   C700   C700,C700,C700   C700,C700,C700,C700   C700,C700,C700   C700,C700,C700,C700,C700,C700,C700,C700	100000	0-014-	· 1
C898   C599,C522,C523,C529,C542, C548,C562,C570,C639,C650, C651,C670,C671,C687,C691, C699   C699   C690,C671,C687,C691, C699   C690,C671,C687,C691, C699   C690,C671,C687,C691, C699   C690,C671,C687,C681, C699,C670,C671,C681,C680,C670,C681, C699,C660,C570,C681,C680,C670,C681,C680,C670,C681,C680,C670,C681,C680,C670,C681,C680,C692,C700   C690,C670,C681,C680,C692,C700   C690,C670,C681,C680,C692,C700   C700   C700,C691,C680,C692,C700   C700,C691,C691,C692,C700   C700,C691,C691,C692,C700,C691,C692,C700,C691,C692,C700,C691,C692,C700,C691,C691,C691,C691,C692,C700,C691,C691,C691,C691,C691,C691,C691,C691	i i		1
10			1
C\$48,C\$62,C\$70,C\$39,C\$50,C\$51,C\$77,C\$31,C\$77,C\$31,C\$77,C\$31,C\$77,C\$31,C\$77,C\$31,C\$77,C\$31,C\$77,C\$31,C\$77,C\$31,C\$77,C\$31,C\$32,C\$42,C\$52,C\$64,C\$571,C\$618,C\$64,C\$43,C\$52,C\$64,C\$571,C\$618,C\$62,C\$61,C\$62,C\$60,C\$61,C\$62,C\$60,C\$61,C\$62,C\$63,C\$61,C\$62,C\$62,C\$63,C\$62,C\$63,C\$62,C\$63,C\$62,C\$63,C\$63,C\$63,C\$63,C\$63,C\$63,C\$63,C\$63			
CS51,CS70,CS71,CS32,CS33,CS51, CS52,CS64,CS71,CS18,CS82,CS64,CS71,CS18,CS81,CS52,CS64,CS71,CS18,CS81,CS52,CS64,CS71,CS18,CS40,CS83,CS92,CS92,CS92,CS92,CS92,CS92,CS92,CS92	Venkel C0805C0G250-	192JNE	
C699	i I		1
C699	}		
17	I I		
C552,C564,C571,C618,C840,C843,C659,C693,C550,C563,C563,C5701  12 16 C511,C512,C530,C531,C549,C550,C563,C572,C641,C642,C658,C661,C679,C680,C692,C700  13 5 C558,C561,C579,C680,C692,C700  14 1 C617 47pF AVX 08055A470,A72A  15 1 10 GREEN Dissight 550-0205  16 3 02,03,D4 GREEN Dissight 550-3301-102  17 1 DS RED Dissight 597-3301-102  18 2 D501,D502 Zener Philips Semiconductor BZX84-C6V2  19 8 31,33,A,5,311,312,313, RJ45,LE02 Tyco-AMP 406549-1  20 1 J.2 CPCI RJ5 Tyco-AMP 406549-1  21 1 J.2 CPCI RJ5 Tyco-AMP 770968-2  22 1 J.6 CON4 Tyco-AMP 770968-2  23 2 2 J.8.J7 2-767004-2 Tyco-AMP 103148-6  25 1 JJ10 Headard Tyco-AMP 103148-6  26 1 LL 1 2 COLLCRAFT D01607-102  27 2 M501,M502 MMDF3N02HD On Semiconductor midlish064-102  28 16 R1,R2,R16,R17,R31,R32,R45,R86,R100,R10,R18,R18,R87,R88,R100,R101,R120,R121  29 16 R3,R4,R16,R17,R31,R32,R45,R86,R100,R101,R120,R121  29 16 R3,R4,R76,R17,R31,R32,R45,R86,R100,R101,R120,R121  20 16 R3,R4,R76,R17,R31,R32,R45,R86,R100,R101,R120,R121  21 16 R3,R4,R76,R17,R31,R32,R45,R86,R100,R101,R120,R121  22 16 R3,R4,R72,R73,R87,R88,R100,R101,R120,R121  23 16 R5,R6,R72,R73,R87,R88,R50,R51,R74,R77,R90,R91,R104,R107,R126,R127  31 16 R6,R7,R72,R25,R35,R36, 1 Venkel CR0805-8W-1R0FT	Venkel Cososcocsoc	TINE	
C843,C659,C660,C678,C681, C931,C701	- COUNTY - C		· 1
C693.C701   C693.C731.C549,   C550.C563.C572.C641.C642,   C656.C661.C679.C650.C692,   C700	i i		1
12 16 CS11.CS12.CS30.CS31.CS49, CS50.CS63.CS72.C641.C642, CS50.CS63.CS72.C641.CS62, CS63.CS63.CS72.C641.CS62, CS63.CS63.CS72.C642, CS50.CS63.CS72.CS63.CS63.CS63.CS63.CS63.CS63.CS63.CS63	l l		- 1
CS50,CS63,CS72,C641,C642, C850,C692, C670,C5692,C670,C6692,C670,C700			
C658,C661,C679,C680,C692, C700   C7	Venkal C0805C0G250-	J32JNE	
C700	1 1		1
C700	1 1		
1	1 I		i
1	Venkel COROSY78250.	03KNF	
15			
16 3 D2,D3,D4 GREEN Dialight 597-3301-102 17 1 D5 RED Dialight 597-3301-102 18 2 D501,D502 Zener Philips Semconductor BZX84-C5V2 19 8 J1,J3,J4,J5,J11,J12,J13, RJ45LED2 Tyco-AMP 408549-1 20 1 J2 CPCLRJ5 21 1 J2 CPCLRJ5 22 1 J6 CON4 Tyco-AMP 770968-2 23 2 J3,J7 2-767004-2 TyCO-AMP 2-767004-2 24 1 J9 2-767004-5 Tyco-AMP 2-767004-2 24 1 J9 2-767004-5 Tyco-AMP 103148-6 25 1 J10 Headare Tyco-AMP 103148-6 26 1 LT 1 J2 CONCARP 103168-6 27 2 M501,M502 MMDF3N02HD On Semconductor mmxl3n02hdr2 28 16 R1,R2,R16,R17,R31,R32 MMDF3N02HD On Semconductor mmxl3n02hdr2 28 16 R3,R4,R16,R17,R31,R32 CR45,R46,R70,R71,R85,R86,R100,R101,R120,R121 CR58,R86,R100,R101,R120,R121 CR58,R86,R100,R120,R120,R120,R120,R120,R120,R120			
17	10.000		
18	1007 0007 700		
19 8 J.J.3.J.4.J.S.J11.J12.J13, RJ4SLED2 Tyco-AMP 408549-1 20 1 J.2 CPCLRJS 21 1 J.2 CPCLRJS Tyco-AMP 846489-1 22 1 J.5 CPCLRJS Tyco-AMP 770968-2 23 2 J.B.J.7 2-767004-2 TyCO-AMP 770968-2 24 1 J.9 2-767004-5 Tyco-AMP 2-767004-2 25 1 J.J0 Headord Tyco-AMP 2-767004-5 25 1 J.J0 Headord Tyco-AMP 103148-6 26 1 LT 12 COILCRAFT 001605T-102 27 2 M501.M502 MMDF3N02HD On Semconductor mmd/37022hd/2 28 16 R1.R2.R16.R17.R31.R32, R45.R46,R70.R71.R85.R86, R100.R101.R120.R121 29 16 R3.R4.R16.R19.R33.R34, R47.R48.R72.R73.R97.R88, R102.R103.R122.R123 30 16 R5.R6.R22.R23.R37.R38, R50.R51.R74.R77.R90.R91, R104.R107.R126.R127 31 16 R6.R7.R20.R21.R35.R36, 1 Venkel CR0805-8W-1R0FT			
J14   20			
J14	D2 Tyco-AMP 406549-1		
21   1   J.2   CPCI_RJS   Tyco-AMP   846489-1			. 1
21   1   1   2   CPC  FUS   Tyco-AMP   846489-1	J5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
22 1 1 6 CON4 Tyo-AMP 770968-2 23 2 J8,J7 276704-2 TYCO-AMP 2767004-2 24 1 J9 2767004-5 Tyo-AMP 2.767004-5 25 1 J10 Hsadas Tyo-AMP 10318-6 26 1 L1 1 2 COILCRAFT D016051-102 27 2 M501,M502 MMDF3N02HD On Semeonductor mmili3n02hdr2 28 16 R1,R2,R16,R17,R31,R32, MMDF3N02HD On Semeonductor mmili3n02hdr2 28 16 R1,R2,R16,R17,R31,R32, R50,R31,R34, R45,R46,R70,R71,R85,R86, R100,R101,R120,R121 29 16 R3,R4,R16,R19,R33,R34, R47,R48,R72,R73,R87,R88, R102,R103,R122,R123 30 16 R5,R6,R22,R23,R37,R38, R50,R51,R74,R77,R90,R91, R104,R107,R126,R127 31 16 R8,R76,R21,R126,R127			
23 2 J8.J7 2.767004-2 YYCO-AMP 2.767004-2 24 1 J39 2.767004-5 Tyco-AMP 2.767004-5 25 1 JJ10 Headura Tyco-AMP 103148-6 26 1 L1 12 COILCRAFT 103148-6 27 2 MS01,MS02 MMDF3N02HD On Semconductor mmd/3n02hd/2 28 16 R1,R2,R16,R17,R31,R32, R45,R46,R70,R171,R85,R86, R100,R101,R120,R121 29 16 R3,R4,R18,R19,R33,R34, R47,R48,R72,R73,R87,R88, R102,R103,R122,R123 30 16 R5,R6,R22,R23,R37,R38, R50,R51,R74,R77,R90,R91, R104,R107,R126,R127 31 16 R8,R7,R12,R12,R127 31 16 R8,R7,R20,R21,R35,R36, 1 Venkel CR0805-6W-1R0FT			
24 1 J.9 2-767004-5 Tyoc-AMP 2-767004-5 25 1 J10 Headar Tyoc-AMP 103148-6 26 1 LT 1 2u COILCRAFT 501608-1-102 27 2 M501.M502 MMDF3N02HD On Semeonductor mrxd/3n02hd/2 28 16 R1,R2,R16,R17,R31,R32, R45,R46,R70,R171,R85,R86, R100,R101,R120,R121 29 16 R3,R4,R16,R19,R33,R34, R47,R48,R72,R73,R87,R88, R102,R103,R122,R123 30 16 R5,R6,R22,R23,R37,R38, R50,R51,R74,R77,R90,R91, R104,R107,R126,R127 31 16 R8,R7,R20,R21,R35,R36, 1 Venkel CR0805-8W-1R0FT			<del></del>
25 1 J10 Headar8 Yyco-AMP 103148-6 26 1 LT 12u COILCRAFT D01606T-102 27 2 M501,M502 MMDF3N02HD On Semconductor mmd/3n02hd/2 28 16 R1,R2,R16,R17,R31,R32,     R45,R46,R70,R17,R35,R86,     R100,R101,R120,R121 29 16 R3,R4,R16,R19,R33,R34,     R47,R48,R72,R73,R67,R86,     R102,R103,R102,R103 30 16 R5,R6,R22,R23,R37,R38,     R50,R51,R74,R77,R90,R91,     R104,R107,R126,R127 31 16 R6,R7,R20,R21,R35,R36,     1 Venkel CR0805-8W-1R0FT			_
26 1 LT D016067-102 27 2 MS01,MS02 MMDF3N02HD On Semconductor mmd/3n02hd/2 28 16 R1,R2,R16,R17,R31,R32, R45,R46,R70,R71,R85,R86, R100,R101,R120,R121 29 16 R3,R4,R16,R19,R33,R34, R47,R48,R72,R73,R87,R88, R102,R103,R122,R123 30 16 R5,R6,R22,R23,R37,R38, R50,R51,R74,R77,R90,R91, R104,R107,R126,R127 31 16 R6,R7,R20,R21,R135,R36, 1 Venkel CR0805-8W-180FT			
27 2 MS01,MS02 MMDF3N02HD On Semeonductor mmidSn02hdr2 28 16 R1,R2,R16,R17,R31,R32, R45,R46,R70,R71,R85,R86, R100,R101,R120,R121 29 16 R3,R4,R16,R15,R33,R34, R47,R48,R72,R73,R87,R88, R102,R103,R122,R123 30 16 R5,R46,R72,R37,R38, R50,R51,R74,R77,R90,R91, R50,R51,R74,R77,R90,R91, R104,R107,R126,R127 31 16 R8,R7,R20,R21,R35,R36, 1 Venkel CR0805-8W-1R0FT			
28 16 R1,R2,R16,R17,R31,R32, R45,R46,R70,R17,R31,R32, R100,R101,R120,R121 29 16 R3,R4,R16,R19,R33,R34, R47,R48,R72,R173,R67,R86, R102,R103,R122,R123 30 16 R5,R6,R22,R23,R37,R38, R50,R51,R74,R77,R90,R91, R104,R107,R126,R127 31 16 R6,R7,R20,R21,R35,R36, 1 Venkel CR0805-8W-1R0F1	COILCRAFT 0016067-102		
28 16 R1,R2,R16,R17,R31,R32, R45,R46,R70,R171,R35,R36, R100,R101,R120,R121 29 16 R3,R4,R16,R19,R33,R34, R47,R48,R72,R13,R87,R86, R102,R103,R122,R123 30 16 R5,R6,R22,R23,R37,R38, R50,R31,R74,R77,R30,R91, R102,R103,R122,R123 31 16 R5,R6,R22,R23,R37,R38, R50,R51,R74,R77,R30,R91, R104,R107,R126,R127 31 16 R6,R7,R20,R21,R35,R36, 1 Venkel CR0805-8W-1R0F1	N02HD On Semiconductor mmd/3n02hdr2		
R45,R46,R70,R171,R85,R86, R100,R101,R120,R121  29		AAFT	
R100.R101.R120.R121  29	1		1
29 16 R3.R4.R18,R13,R33,R34, 0 Venkel CR1210-2W-000FT R47,R48,R72,R73,R87,R88, R102,R103,R122,R123	j i		1
R47_R48_R72_R73_R67_R68, R102_R103_R122_R123 30 16 R5_R6_R52_R23_R57_R38, R50_R51_R74_R77_R90_R91, R104_R107_R126_R127 31 16 R6_R7_R20_R21_R35_R36, 1 Venkel CR0805_8W-1R0FT	Olympial Charles and As	act -	
R102,R103,R122,R123 30 16 R5,R6,R22,R23,R37,R38, 60 4 Venkel CR0805-8W-60R4FT R50,R51,R74,R77,R90,R91, R104,R107,R126,R127 31 16 R6,R7,R20,R21,R35,R36, 1 Venkel CR0805-6W-1R0FT	Olasure: 1CH1510-5M-00	ar i	I
30 16 R5,R8,R32,R37,R38, 60 4 Venkel CR0805-8W-60R4FT R50,R51,R74,R77,R90,R91, R104,R107,R126,R127 31 16 R6,R7,R20,R21,R35,R36, 1 Venkel CR0805-8W-1R0FT	l I		l l
R50,R51,R74,R77,R90,R91, R104,R107,R126,R127 31 16,R6,R7,R20,R21,R35,R36, 1Venkel CR0805-8W-1R0FT			
R50,R51,R74,R77,R90,R91, R104,R107,R129,R127 31 16 R6,R7,R20,R21,R35,R36, 1 Venkel CR0805-6W-1R0F1	60 4 Venkel CR0805-8W-60	RAFT	
R104,R107,R126,R127			1
31 16 R6,R7,R20,R21,R35,R36, 1 Venkel CR0805-BW-1R0F1	1 1		4
	1 Venkel CBegger and all	0ET	<del></del>
	1 Ventus   CHU805-8W-1F	UFI	1
103,732,710,70103,792, R105,R105,R104,R125	į (		1




32						
-		R9,R10,R24,R25,R39,R40.	200	Venkel	CR0805-8W-2000FT	
	ı	RS3.RS4.R60.R64.R66.R78,	1			i
•		R79,R93,R94,R108,R109.	1 1			
		R114,R115,R116,R117,R118,	1 I			
- 1			i I			l
- 5		R128,R129,R134,R135,R136,	1 1			
- 1		R137,R138,R509,R512,R521,	1 1	1		
- 1	1	R523,R526,R530,R534,R538.	1 1			
	1	R539,R545,R548,R551,R555,	1			
- 1		R558, R559, R571, R576, R579.	l i			
		R582,R595,R604,R606,R608,	1			i
- 1	ŀ		1 1			1
- 1		R610,R611,R617,R619,R623,	i 1	+		
- 1	- 1	R624,R625,R626,R627,R628,	1			Į .
- 1		R829,R630,R631,R635,R636,	1 1			i
- 1		R637,R638,R639,R640,R642,	1 1			i
•		R643.R644.R645.R646.R647.	1 I			i
- 1		R650,R658	1		i e	1
33		R11,R12,R26,R27,R41,R42,	3 49	Venkel	CR1206-4W-2R43FT	
~	10		2 ~ 3	AGIREI	Chizo-Hi-zhaori	
- 1		R55,R56,R80,R81,R95,R96.	1		İ	
		R110,R111,R130,R131				
34	16	R13,R14,R28,R29,R43,R44,	49 9	Venkel	CR0805-8W-49R9FT	
- 1	1	R57,R58,R82,R97,R98,R99,	1 1			
		R112,R113,R132,R133	1 1			1
35	29	R15,R61,R65,R119,R517,	1 15k	Venkel	CR0805-8W-1151FT	<del> </del>
~	-		1m			l
ŀ		R518,R520,R527,R556,R557,	<u> </u>		ĺ	I
i		R560,R574,R578,R580,R585,	1		1	l
- 1		R586,R587,R607,R616,R653,	1		I	I
- 1		R654,R655,R656,R657,R667,	1		I	l
. 1		R668,R669,R670,R671	1		1	I
36	6	R30.R511.R515.R516.R525.	200	Venkel	CR0805-8W-2000FT	NO_LOAD
1	3	R602	""		1	1
<del>-   -  </del>	- 72			Vonted	CR0805-8W-43R0FT	<del> </del>
37	31	R59,R62,R63,R552,R553,	[ 43	Venkel	CRUBUS-BW-43HUF I	I
1		R554,R561,R562,R563,R564,	i		I	1
- 1		R565,R566,R567,R568,R569,	1 :			l .
- 1		R570,R572,R573,R575,R577,	1			1
- 1		R581,R583,R584,R597,R598,	1		l .	
- 1		R599,R600,R612,R613,R614,	1 1		l .	
i		R615	1		1	
- 8-			7.600		Obsess out touter	<del> </del>
38		R67,R593,R601	4 02k	Venkel	CR0805-8W-4021FT	ļ
39		R68	7 68k	Venket	CR0805-8W-7681FT	1
40		R69	100k	Venkel	CR0805-8W-1003FT	1
41		R83.R594	73 2k	Venkel	CR0805-8W-7322FT	1
42		R84	1 43k	Venkel	CR0805-8W-1431FT	1
43		R501.R502.R503.R504.R505.	10/6	Venke	CR0805-8W-106JT	<del></del>
73	10		10/0	AGUKBI	CN0003-011-10001	ŀ
- 1		R506.R507.R508.R659.R660,	1			
		R661.R662.R663.R664.R665,			1	l l
		R688	.l		<u> </u>	1
44	16	R688 R510,R513,R514,R522,R524,	4 99k	Venkel	CR0805-8W-4991FT	<del> </del>
44	16	A510,A513,A514,R522,R524,	4 99k	Venkel	CR0805-8W-4991FT	
44	16	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620,	4 99k	Venkel	CR0805-8W-4991FT	
44	16	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648,	4 99k	Venkel	CR0805-8W-4991FT	
		R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651				
44		R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 R519,R529,R532,R547,R622,	4 99k 2 lk	Venkel Vankel	CR0805-8W-4991FT	
45	- ë	RS10, RS13, RS14, RS22, RS24, RS31, RS40, R546, R618, R620, R621, R632, R633, R641, R648, R651 RS519, RS29, RS32, RS47, R622, R634, R649, R652	21k	Vankel	CR0805-8W-2102FT	
45	- 6	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R526	21k 1 15k	Vankel Vankel	CR0805-8W-2102FT	NO_LOAD
45 46 47	- 1 - 3	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R533,R535,R596	21k 1 15k 2 21k	Vankal Vankal Vankal	CR0805-8W-2102FT CR0805-8W-1151FT CR0805-8W-2211FT	NO_LOAD
45	- 1 - 3	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R526	21k 1 15k 2 21k	Vankel Vankel	CR0805-8W-2102FT	NO_LOAD
45 46 47	1 3	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R528 R533,R535,R596 R537,R538	21k 1 15k 2 21k	Vankel Venkel Venkel Vankel	CR0805-8W-2102FT  CR0805-8W-1151FT  CR0805-8W-2211FT  CR0805-8W-10R0FY	NO_LOAD
45 46 47 48 49	1 3 2	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R526 R533,R535,R596 R537,R538	21k 1 15k 2 21k 10	Venkei Venkei Venkei Venkei	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-100FT  CR0805-8W-1001FT	NO_LOAD
45 46 47 48 49 50	1 3 2 3	RS10,RS13,RS14,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 RS19,R529,R532,R547,R622, R634,R649,R652 R528 R533,R535,R596 R533,R535,R596 R541,R543,R544	21k 1 15k 2 21k 10 1k 0 028	Venkel Venkel Venkel Venkel Venkel Vrshay-Date	CR0805-8W-2102FT  CR0805-8W-1151FT  CR0805-8W-2211FT  CR0805-8W-1001FT  CR0805-8W-1001FT  WSL1206R026	NO_LOAD
45 46 47 48 49 50 51	3 3 2 2 3 3 2 2 3 3 3 3 3 3 3 3 3 3 3 3	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R526 R533,R535,R596 R537,R538 R537,R538	21k 1 15k 2 21k 10 1k 0 028	Vankal Vankal Vankal Vankal Venkal Vishay-Data	CR0805-8W-2102FT  CR0805-8W-2101FT  CR0805-8W-100FT  CR0805-8W-1001FT  WSL1206R026  CR0805-8W-1002FT	NO_LOAD
45 46 47 48 49 50 51 52	3 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R533,R535,R596 R537,R538 R541,R543,R544 R542,R550	21k 1 15k 2 21k 10 1k 0 028	Vankai Vankai Vankai Vankai Vankai Vishay-Date Venkai Venkai	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-100FT  W\$L1208R028  CR0805-8W-100FT  CR0805-8W-100FT	NO_LOAD
45 46 47 48 49 50 51 52 53	3 3 2 2 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51 RS19,RS29,RS32,RS47,R622, RS34,R649,R652 RS26 RS33,RS35,RS36 RS37,RS38 RS31,RS43,RS44 RS42,RS50 RS49 RS49 RS49 RS49 RS49 RS49 RS49 RS48	21k 1 15k 2 21k 10 1k 0 028 10k 0 15k	Venkel Venkel Venkel Venkel Venkel Vrshay-Date Venkel Venkel Venkel Venkel	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208029  CR0805-8W-1002FT  CR0805-8W-000FT  CR0805-8W-1002FT	NO_LOAD
45 46 47 48 49 50 51 52	3 3 2 2 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R533,R535,R596 R537,R538 R541,R543,R544 R542,R550	21k 1 15k 2 21k 10 1k 0 028	Vankai Vankai Vankai Vankai Vankai Vishay-Date Venkai Venkai	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-100FT  W\$L1208R028  CR0805-8W-100FT  CR0805-8W-100FT	NO_LOAD
45 46 47 48 49 50 51 52 53	3 2 2 3 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R526 R533,R535,R596 R537,R538 R5341,R543,R544 R542,R550 R549 R549 R549,R549 R549 R549 R5590,R592	21k 1 15k 2 21k 10 11k 0 028 10k 0 15k 174k	Vankai Vankai Vankai Vankai Vankai Venkai Venkai Venkai Venkai Venkai Venkai Venkai	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-100FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-000FT  CR0805-8W-000FT  CR0805-8W-102FT  CR0805-8W-1743FT	NO_LOAD
45 46 47 48 49 50 51 52 53 54 55	3 3 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651,R632,R632,R547,R622, R634,R649,R652 R533,R535,R596 R5333,R535,R596 R5341,R543,R544 R541,R543,R544 R548,R550 R588 R588 R588 R588 R588 R588	21k 1 15k 2 21k 10 1k 0 028 10k 0 15k 174k 200k	Vankel Vankel Vankel Vankel Varkel Vishay-Date Venkel Venkel Venkel Venkel Venkel Venkel Venkel Venkel	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1302FT  CR0805-8W-1302FT  CR0805-8W-1202FT	NO_LOAD
45 46 47 48 49 50 51 52 53 54 55 56	3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51, RS19,RS29,RS32,RS47,R622, R634,R649,R652, R526, RS33,R635,RS96 RS37,R538 RS41,RS43,RS44 RS42,RS50 RS48,RS50 RS48,RS50 RS49,RS50 RS49,RS50	21k 1 15k 2 21k 10 1k 0 028 10k 0 15k 174k 200k 39 2k	Vankal Vankal Vankal Vankal Venkal Vishay-Date Venkal Venkal Venkal Venkal Venkal Venkal Venkal Venkal Venkal	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1206R029  CR0805-8W-002FT  CR0805-8W-1502FY  CR0805-8W-1502FY  CR0805-8W-1003FT  CR0805-8W-3003FT  CR0805-8W-3922FT	NO_LOAD
45 46 47 48 49 50 51 52 53 54 55 55 56	3 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R622,R633,R641,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R526 R533,R535,R535,R596 R537,R538 R541,R543,R544 R542,R550 R549 R549,R549 R549,R559 R559,R559	21k 1 15k 2 21k 10 11k 0 028 10k 0 15k 174k 200k 39 2k 26 1k	Vankai Vankai Vankai Vankai Venkai	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-1001FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1003FT  CR0805-8W-2003FT  CR0805-8W-3922FT  CR0805-8W-3922FT	NO_LOAD
45 46 47 48 49 50 51 52 53 54 55 56 57	33 32 33 34 34 34 34 34 34 34 34 34 34 34 34	RS10,RS13,RS14,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 RS19,R529,R532,R547,R622, R634,R649,R652 R528 R533,R535,R596 R533,R535,R596 R541,R543,R544 R541,R543,R544 R542,R550 R548 R588 R589 R589 R589 R589 R589 R589 R58	21k  1 15k 2 21k  10 10k  0 028 10k  0 15k 174k 200k 39 2k 26 1k SPSY_MOM	Vankel Vankel Vankel Vankel Vankel Vishay-Date Venkel	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2111FT  CR0805-8W-1001FT  CR0805-8W-1001FT  W\$L1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1323FT  CR0805-8W-2003FT  CR0805-8W-2812FT  CR0805-8W-2812FT  KT11B1SAM	NO_LOAD
45 46 47 48 49 50 51 52 53 54 55 56 57 58 59	33 32 33 33 33 33 33 33 33 33 33 33 33 3	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651, R519,R529,R532,R547,R622, R634,R649,R652 R526 R537,R538 R537,R538 R531,R543,R544 R542,R550 R542,R550 R548 R542,R550 R549 R548,R542,R550 R549 R548,R542,R550 R549 R549 R549 R549 R549 R549 R549 R549	21k 1 15k 2 21k 10 1k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8	Vankai Vankai Vankai Vankai Venkai	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-1001FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1003FT  CR0805-8W-2003FT  CR0805-8W-3922FT  CR0805-8W-3922FT	
45 46 47 48 49 50 51 52 53 54 55 56 57	33 32 33 33 33 33 33 33 33 33 33 33 33 3	RS10,RS13,RS14,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651 RS19,R529,R532,R547,R622, R634,R649,R652 R528 R533,R535,R596 R533,R535,R596 R541,R543,R544 R541,R543,R544 R542,R550 R548 R588 R589 R589 R589 R589 R589 R589 R58	21k  1 15k 2 21k  10 10k  0 028 10k  0 15k 174k 200k 39 2k 26 1k SPSY_MOM	Vankel Vankel Vankel Vankel Vankel Vishay-Date Venkel	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2111FT  CR0805-8W-1001FT  CR0805-8W-1001FT  W\$L1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1323FT  CR0805-8W-2003FT  CR0805-8W-2812FT  CR0805-8W-2812FT  KT11B1SAM	NO_LOAD
45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60	33 22 33 34 34 34 34 34 34 34 34 34 34 34 34	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51 RS19,RS29,RS32,RS47,R622, RS34,R649,R652 RS26 RS33,RS35,RS36 RS37,RS38 RS41,RS43,RS44 RS42,RS50 RS42,RS50 RS48 RS49 RS68 RS68 RS69 RS69 RS69 RS69 RS69 RS69 RS69 RS69	21k 1 15k 2 21k 10 1k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8	Vankel Vankel Vankel Vankel Vankel Vishay-Date Venkel	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2111FT  CR0805-8W-1001FT  CR0805-8W-1001FT  W\$L1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1323FT  CR0805-8W-2003FT  CR0805-8W-2812FT  CR0805-8W-2812FT  KT11B1SAM	
45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60	33 22 33 34 34 34 34 34 34 34 34 34 34 34 34	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51 RS19,RS29,RS32,RS47,R622, RS34,R649,R652 RS26 RS33,RS35,RS36 RS37,RS38 RS41,RS43,RS44 RS42,RS50 RS42,RS50 RS48 RS49 RS68 RS68 RS69 RS69 RS69 RS69 RS69 RS69 RS69 RS69	21k  1 15k 2 21k 10 10k 0 028 10k 0 15k 0 174k 200k 39 2k 26 1k SPST_MOM OIP_SW8 TestPoint	Vankel Vankel Vankel Vankel Vankel Vshay-Date Vshay-Dat	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2111FT  CR0805-8W-1001FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1302FT  CR0805-8W-1302FT  CR0805-8W-1202FT  CR0805-8W-2003FT  CR0805-8W-3822FT  CR0805-8W-3822FT  CR0805-8W-3822FT  KT11B1SAM  Ida08h03k1	
45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60	33 22 23 24 24 24 24 24 24 24 24 24 24 24 24 24	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651,R632,R632,R547,R622, R634,R649,R652 R528 R537,R538 R537,R538 R537,R538 R542,R550 R549 R549 R540,R540 R549 R540,R550 R549 R540,R550 R549 R540,R550 R540 R540 R540 R540 R540 R540 R540	21k  1 15k 2 21k  10 1k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPSY_MOM OIP_SW8 YestPoint  Midcom_51572	Vankal Vankal Vankal Vankal Venkal ITT Cannon ITT Industnes, Cannon	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-1001FT  CR0805-8W-1001FT  WSL1208R026  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1022FT  CR0805-8W-1022FT  CR0805-8W-1743FT  CR0805-8W-2012FT  KT11B1SAM  Ida08h03k1	
45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60	33 22 23 24 24 24 24 24 24 24 24 24 24 24 24 24	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R622,R633,R641,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R528 R533,R535,R596 R533,R535,R596 R534,R543,R544 P533,R548 R549 R549 R549 R549 R549 R549 R549 R549	21k  1 15k 2 21k 10 10k 0 028 10k 0 15k 0 174k 200k 39 2k 26 1k SPST_MOM OIP_SW8 TestPoint	Vankel Vankel Vankel Vankel Vankel Vshay-Date Vshay-Dat	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2111FT  CR0805-8W-1001FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1302FT  CR0805-8W-1302FT  CR0805-8W-1202FT  CR0805-8W-2003FT  CR0805-8W-3822FT  CR0805-8W-3822FT  CR0805-8W-3822FT  KT11B1SAM  Ida08h03k1	
45 46 47 48 49 50 51 51 52 53 54 55 55 56 60 61 62	333333333333333333333333333333333333333	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51 RS19,RS29,RS32,RS47,R622, R634,R649,R652 R528 RS33,RS35,RS36 RS37,RS38 RS41,RS43,RS44 RS42,RS50 RS42,RS50 RS42,RS50 RS48 RS58,RS50 RS58 RS58 RS58 RS58 RS58 RS58 RS58 RS58	21k  1 15k 2 21k 10 10k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM OIP_SW8 TestPoInt  Midcom_51572 SI3101_RevE	Vankel Vankel Vankel Vankel Vankel Venkel Vrshay-Date Venkel Venk	CR0805-8W-2102FT CR0805-8W-2101FT CR0805-8W-2211FT CR0805-8W-1001FT WSL1206R026 CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-2812FT KT11B1SAM Ida08h03k1  51572 rsv2 sl3101-KO	
45 46 47 48 49 50 51 52 53 54 55 55 56 57 58 60 61 62	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R632,R641,R648, R651,R632,R632,R547,R622, R634,R649,R652 R528 R528 R533,R535,R596 R537,R538 R541,R543,R544 R549,R652 R5590,R599 R590,R599 R590,R591 R590,R591 R591 R603 R609,R605 SW4,SW3 TP1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP9,TP10,TP11 ST1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP9,TP10,TP11 ST1,TP2,TP3,TP4,TP5,TP6, SU1,U2,U3,U4,U15,U17,U18, U21	21k  1 15k 2 21k  10 11k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM OIP_SW8 TestPoint Midcom_51572 SI3101_RevE CY2304-1	Vankai Vankai Vankai Vankai Venkai ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-002FT  CR0805-8W-102FT  CR0805-8W-102FT  CR0805-8W-102FT  CR0805-8W-1743FT  CR0805-8W-2812FT  KT11B1SAM  Ida08h0sk1  51572 rav2  si3101-KO	
45 46 47 48 49 50 51 52 53 54 55 55 56 57 58 60 61 62	8 8 2 2 2 3 3 2 2 3 3 3 3 3 3 3 3 3 3 3	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51,RS29,RS32,RS47,R622, RS34,R649,R652, RS34,RS35,RS96 RS37,RS38 RS34,RS43,RS444 RS41,RS43,RS444 RS41,RS43,RS44 RS41,RS43,RS44 RS49 RS60,RS92 RS60,RS92 RS60,RS92 RS90	21k  1 15k 2 21k  10k 0 028 10k 0 15k 0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoint Midcom_51572 SI3101_RevE CY2304-1 74LVY244A//SO	Vankei Vankei Vankei Vankei Vankei Vankei Vynkei Vynkei Vynkei Venkei Venkei Venkei Venkei Venkei Venkei ITT Cannon ITT Industnes, Cannon Midcom Silicon Laboratories Cypress Feirchild Semiconductor	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-105FT  CR0805-8W-100FT  CR0805-8W-100FT  W\$1,1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2003FT  CR0805-8W-2012FT  KT11B1SAM  Ida08h03k1  51572 rev2  S13101-KQ  CY2304SC-1  74LV71R244MTC	
45 46 47 48 49 50 51 52 53 54 55 55 56 57 58 60 61 62	8 8 2 2 2 3 3 2 2 3 3 3 3 3 3 3 3 3 3 3	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R632,R641,R648, R651,R632,R632,R547,R622, R634,R649,R652 R528 R528 R533,R535,R596 R537,R538 R541,R543,R544 R549,R652 R5590,R599 R590,R599 R590,R591 R590,R591 R591 R603 R609,R605 SW4,SW3 TP1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP9,TP10,TP11 ST1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP9,TP10,TP11 ST1,TP2,TP3,TP4,TP5,TP6, SU1,U2,U3,U4,U15,U17,U18, U21	21k  1 15k 2 21k  10 11k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM OIP_SW8 TestPoint Midcom_51572 SI3101_RevE CY2304-1	Vankai Vankai Vankai Vankai Venkai ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-002FT  CR0805-8W-102FT  CR0805-8W-102FT  CR0805-8W-102FT  CR0805-8W-1743FT  CR0805-8W-2812FT  KT11B1SAM  Ida08h0sk1  51572 rav2  si3101-KO	
45 46 47 48 49 50 51 53 54 55 56 57 58 59 60 61 62 63 64 65		RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51 RS19,RS29,RS32,RS47,R622, R634,R649,R652 R526 RS33,RS33,RS35,RS96 RS37,RS38 RS41,RS43,RS44 RS42,RS50 RS42,RS50 RS42,RS50 RS59,R650 RS	21k 1 15k 2 21k 10 10k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoInt Midcom_51572 SI3101_RevE CV2304-1 74LVY244A/TSO TinyAND3	Vankei Vankei Vankei Vankei Vankei Vankei Vynkei Vynkei Vynkei Venkei Venkei Venkei Venkei Venkei Venkei ITT Cannon ITT Industnes, Cannon Midcom Silicon Laboratories Cypress Feirchild Semiconductor	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-105FT  CR0805-8W-100FT  CR0805-8W-100FT  W\$1,1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2003FT  CR0805-8W-2012FT  KT11B1SAM  Ida08h03k1  51572 rev2  S13101-KQ  CY2304SC-1  74LV71R244MTC	
45 46 47 48 49 50 51 52 53 54 55 56 57 58 60 61 62	3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R622,R632,R634,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R528 R537,R538 R537,R538 R534,R543,R544 R549 R549 R549 R559,R559 R550,R559 R550,R559 R550,R559 R550,R591 R603,R605 SW4,SW3 TP1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP9,TP10,TP11 ST1,T27,314,T5,T6,T7,T8 U1,U2,U3,U4,U15,U17,U18, U21 U8	21k  1 15k 2 21k  1 15k 2 21k  10  1k  0 028 10k  0 15k  174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoint  Midcom_51572 SI3101_RevE CY2304-1 74LVT244A/TSO TinyAND3 XC2V1000	Vankai  Vankai  Vankai  Vankai  Venkai  Venkai  Venkai  Venkai  Venkai  Venkai  Venkai  Venkai  Venkai  ITT Cannon  ITT Industnes, Cannon  Midcom  Sillcon Laboratories  Cypress  Fairchild Semiconductor  Falnchild Semiconductor	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2003FT  CR0805-8W-2013FT  KT11B1SAM  Ida08h0sk1  51572 row2  sk3101-KO  CY2304SC-1  74LYTH244KHTC  NC7S211P8X	
45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 66 67	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51,RS19,RS29,RS32,RS47,R622, RB34,R649,R652, RS32,RS33,RS35,RS96 RS37,RS38 RS37,RS38 RS31,RS43,RS44 RS42,RS50 RS42,RS50 RS49 RS49 RS60,RS92 RS60,RS92 RS90,RS92 RS90,RS92 RS90,RS92 RS90,RS92 RS91,RS42 RS91 RS91 RS91 RS91 RS91 RS91 RS91 RS91	21k  1 15k 2 21k  10k 0 028 10k 0 15k 0 15k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoint Midcom_51572 SI3101_RevE CY2304-1 74LVT244A/TSO TinyAND3 XC2V1000	Vankel Vankel Vankel Vankel Vankel Venkel Vrshay-Date Venkel Venkel Venkel Venkel Venkel Venkel Venkel ITT Cannon ITT Industnes, Cannon Midcom Silicon Laboratories Cypress Fairchild Semiconductor Fairchild Semiconductor	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2111FT  CR0805-8W-1001FT  CR0805-8W-1001FT  W\$L1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2013FT  CR0805-8W-2812FT  KT11B1SAM  Ida08h03k1  51572 rav2  s\$101-KQ  CY2304SC-1  74LVTN244MTC  NC7SZ11F8X  XC2V1000-58G575C	
45 46 47 48 49 50 51 52 53 54 55 55 56 60 61 62 63 64 65 66 67 68		R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651,R632,R632,R547,R622, R634,R649,R652 R526 R537,R538 R537,R538 R537,R538 R531,R542,R544 R542,R550 R549 R589,R590 R589 R590,R590 R591 R591 R591 R591 R591 R591 R591 R591	21k  1 15k 2 21k  10 10 10k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM OIP SW8 TestPoInt  Midcom_51572 SI3101_RevE CV2304-1 74LVT244A/TSO TINYANDA KC2V1000 LVC1G04	Vankal Vankal Vankal Vankal Vankal Vankal Venkal Venkal Venkal Venkal Venkal Venkal Venkal Venkal Venkal ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories Cypress Fairchild Semiconductor Fairchild Semiconductor Fairchild Semiconductor Venkal	CR080S-8W-2102FT CR080S-8W-2102FT CR080S-8W-2211FT CR080S-8W-2211FT CR080S-8W-1001FT WSL1208R02S CR080S-8W-1002FT CR080S-8W-1002FT CR080S-8W-1002FT CR080S-8W-1002FT CR080S-8W-1022FT CR080S-8W-1743FT CR080S-8W-1502FT CR080S-8W-2502FT CR080S-8W-2	
45 46 47 48 49 50 51 51 52 53 54 55 55 56 60 61 62 63 64 65 66 67 69		RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, R651 RS19,RS29,RS32,RS47,R622, R634,R649,R652 R528 RS33,RS35,RS96 RS33,RS35,RS96 RS34,RS43,RS44 RS41,RS43,RS44 RS41,RS43,RS44 RS41,RS43,RS44 RS63 RS60 RS60 RS60 RS60 RS60 RS60 RS60 RS60	21k  1 15k 2 21k  10 10  11k 0 028 10k 0 028 10k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoint Midcom_S1572 SI3101_RevE CY2304-1 74LVT244AV1SO TinyAN03 XC2V1000 XC2V1000 LCVTIG04 CCY78991V	Vankel Vankel Vankel Vankel Venkel ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories Cypress Fairchild Semiconductor Failchild Semiconductor Kilinx Texas Instruments Cypress	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2003FT  CR0805-8W-2102FT  KT11B1SAM  Ida08h03k1  51572 rov2  sk101-KO  CY2304SC-1  74LVYH244MTC  NC7SZ11F8X  XC2V1000-588G575C  SN74LVC1G04DBVA  CY70591V-20	
45 46 47 48 49 50 51 52 53 55 56 57 60 61 62 63 64 65 67 68 69 70		RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51 RS19,RS29,RS32,RS47,R622, R634,R649,R652 R528 RS33,RS35,RS36 RS37,RS38 RS41,RS43,RS44 RS42,RS50 RS44,RS43,RS44 RS42,RS50 RS49 RS49 RS49 RS59,R650 RS69,R605 SW4,SW1 SW4,SW1 SW4,SW1 SW4,SW1 SW1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP10,TP11 SW1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP10,TP11 SW1,U2,U3,U4,U15,U17,U18, U21 U21 US,U6 U109 U20,U10 U113 SW2,U13,U16	21k  1 15k 2 21k  10 10k  0 028 10k  0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoint  Midcom_51572 SI3101_Reviz  CY2304-1 74LVT244A/TSO TfinyANG3 XC2V1000 LVC1G04 CY788991V MIC2778_1BM5	Vankel Vankel Vankel Vankel Vankel Venkel Vrshay-Date Venkel Venkel Venkel Venkel Venkel Venkel Venkel Venkel ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories Cypress Cypress Xilinx Taxas Instruments Cypress	CR0805-8W-2102FT CR0805-8W-2102FT CR0805-8W-2211FT CR0805-8W-1001FT CR0805-8W-1001FT WSL1206R026 CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-2012FT CR0805-8W-2012FT CR0805-8W-2012FT CR0805-8W-2012FT CR0805-8W-2012FT KT11B1SAM tda08h03k1  51572 rsv2 sk1101-KQ CY2304SC-1 74LVYH244MTC NC75211P8X XC2V1000-58G575C SN74LVC1G04D8VA CY75951V-20 MIC2778-1BMS	
45 46 47 48 49 55 55 55 55 56 60 61 62 63 63 63 63 63 67 70 71		RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, R651 RS19,RS29,RS32,RS47,R622, R634,R649,R652 R528 RS33,RS35,RS96 RS33,RS35,RS96 RS34,RS43,RS44 RS41,RS43,RS44 RS41,RS43,RS44 RS41,RS43,RS44 RS63 RS60 RS60 RS60 RS60 RS60 RS60 RS60 RS60	21k  1 15k 2 21k  10  1k  0 028  10k  0 15k  174k 200k 39 2k 26 1k SPSY_MOM OIP_SW8 TesiPoint  Midcom_51572 SI3101_RevE  CY2304-1 74LVY244AV5O TINYANO3 XC2V1000 XC2V1000 LVC1604 CV78991V MIC2778_1BM5 LYC3411	Vankel Vankel Vankel Vankel Venkel ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories Cypress Fairchild Semiconductor Failchild Semiconductor Kilinx Texas Instruments Cypress	CR080S-8W-2102FT  CR080S-8W-2102FT  CR080S-8W-211FT  CR080S-8W-2211FT  CR080S-8W-1001FT  WSL1208R028  CR080S-8W-1002FT  CR080S-8W-002FT  CR080S-8W-102FT  CR080S-8W-102FT  CR080S-8W-2012FT  CR080S-8W-2012FT  CR080S-8W-2012FT  KT11B1SAM  Ida08h0sk1  51572 rev2  s3101-KO  CY2304SC-1  74LVTR244MTC  NC7S211F8X  XC2V1000-58G575C  SN74LVC1G04D8VR  CY75991V-20  MIC2778-18MS	
45 46 47 48 49 50 51 52 53 55 56 57 60 61 62 63 64 65 67 68 69 70	111111111111111111111111111111111111111	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651,R529,R532,R547,R622, R634,R649,R652 R526 R537,R538 R537,R538 R537,R538 R5341,R543,R544 R542,R550 R549 R549,R550 R549 R549,R550 R549 R549,R550 R549 R549,R550 R549 R550,R592 R550,R592 R590,R592 R591 R591 R591 R591 R591 R591 R591 R591	21k  1 15k 2 21k  10  1k  0 028  10k  0 15k  174k 200k 39 2k 26 1k SPSY_MOM OIP_SW8 TesiPoint  Midcom_51572 SI3101_RevE  CY2304-1 74LVY244AV5O TINYANO3 XC2V1000 XC2V1000 LVC1604 CV78991V MIC2778_1BM5 LYC3411	Vankel Vankel Vankel Vankel Vankel Venkel Vrshay-Date Venkel Venkel Venkel Venkel Venkel Venkel Venkel Venkel ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories Cypress Cypress Xilinx Taxas Instruments Cypress	CR080S-8W-2102FT  CR080S-8W-2102FT  CR080S-8W-211FT  CR080S-8W-2211FT  CR080S-8W-1001FT  WSL1208R028  CR080S-8W-1002FT  CR080S-8W-002FT  CR080S-8W-102FT  CR080S-8W-102FT  CR080S-8W-2012FT  CR080S-8W-2012FT  CR080S-8W-2012FT  KT11B1SAM  Ida08h0sk1  51572 rev2  s3101-KO  CY2304SC-1  74LVTR244MTC  NC7S211F8X  XC2V1000-58G575C  SN74LVC1G04D8VR  CY75991V-20  MIC2778-18MS	
45 46 47 48 49 50 51 52 53 55 56 57 58 59 60 61 62 63 63 64 65 66 67 70 71 72	8	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, R651 RS19,RS29,RS32,RS47,R622, R634,R649,R652 R528 RS33,RS35,RS96 RS33,RS35,RS96 RS34,RS43,RS44 RS41,RS43,RS44 RS41,RS43,RS44 RS41,RS43,RS44 RS49 RS60 RS60 RS60 RS60 RS60 RS91 RS91 RS91 RS91 RS91 RS91 RS91 RS91	21k  1 15k 2 21k  1 0 028 10k 0 028 10k 0 15k 0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoint Midcom_51572 SI3101_Rev/E CV2304-1 74LVY244A/TSO TinyAND3 XC2V1000 LVC1G04 XC2V1000 LVC1G04 LVC1G44 LYC3411 CS3VH861	Vankel Vankel Vankel Vankel Venkel ITT Cannon ITT Industnes, Cannon Midcom Silicon Laboratories Cypress Fairchild Semiconductor Fairchild Semiconductor Fairchild Semiconductor Vilinx Texas Instruments Cypress Micrel Unear Technology IDT	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-102FT  CR0805-8W-102FT  CR0805-8W-2003FT  CR0805-8W-2012FT  KT11B1SAM  Ida08h03k1  51572 rsv2  sk101-KO  CY230ASC-1  74LVYH244MTC  NC75Z11F8X  XC2V1000-58G575C  SN74LVC1G04DBVR  CY70591V-20  MIC2778-18MS  LTC3411EMS	
45 46 47 48 50 51 53 54 55 56 57 58 60 61 62 63 64 65 67 70 71 72 73	8	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R632,R641,R648, R651 R519,RS29,RS32,RS47,R622, R634,R649,R652 R528 RS33,RS33,RS44 RS43,RS44 RS44,RS43,RS44 RS489 RS580,RS59 RS590,RS59 RS590,RS592 RS590,RS592 RS590,RS592 RS591 RS591,RS42,RS44 RS588 RS581 RS591 RS5	21k  1 15k 2 21k  10 10k  0 028 10k  0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoInt  Midcom_51572 SI3101_RevE CY2304-1 74LVY244A/TSO TinyAND3 XC2V1000 LVC1G04 CY78991V MIC2778_IBM5 LYC1848	Vankal Vankal Vankal Vankal Vankal Venkal Ve	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2111FT  CR0805-8W-1001FT  CR0805-8W-1001FT  WSL1206R026  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2012FT  KT11B1SAM  Ida08h03k1  51572 rav2  sk3101-KQ  CY2304SC-1  74LVTH244MTC  NC7SZ11P8X  XC2V1000-58G575C  SN74LVC1G04DBVA  CY75991V-2p  MIC2778-1BMS  LTC3411EMS  IDTO3SVH861Q	
45 46 47 48 49 50 51 52 53 55 55 56 57 60 61 62 63 63 64 67 70 77 72 73	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R632,R641,R648, R651,R529,R532,R547,R622, R634,R649,R652 R528 R532,R533,R5358 R537,R538 R534,R543,R544 R544,R543,R544 R549,R652 R528 R590,R592 R590,R592 R591 R590,R592 R591 R591 R590,R592 R591 R591 R591 R591 R591 R591 R591 R591	21k  1 15k 2 21k  1 15k 2 21k  10  1k  0 028 10k  0 15k  174k 200k 39 2k 26 1k SPST_MOM OIP_SW8  TesiPoint  Midcom_51572 Si3101_RevE  CY2304-1 74LVY244A/1SO TinyAND3 XC2V1000 XC2V1000 LVC1604 CY78991V MIC2778_1BM5 LYC1644 MPC947	Vankai  Vankai  Vankai  Vankai  Venkai  ITT Cannon  ITT Industnes, Cannon  Midcom  Sillcon Laboratories  Cypress  Fairchild Semiconductor  Fairchild Semiconductor  Fairchild Semiconductor  Fairchild Toxas  Cypress  Micrai  Linear Technology  Linear Technology  Linear Technology  Motorola	CR080S-8W-2102FT  CR080S-8W-2102FT  CR080S-8W-211FT  CR080S-8W-2211FT  CR080S-8W-1001FT  WSL1208R028  CR080S-8W-1002FT  CR080S-8W-1002FT  CR080S-8W-1002FT  CR080S-8W-1002FT  CR080S-8W-102FT  CR080S-8W-2012FT  CR080S-8W-2012FT  KT11B1SAM  Ida08h0sk1  51572 rav2  si3101-KO  CY2304SC-1  74LVTH244MTC  NC7SZ11F8X  XC2V1000-58G576C  SN74LVC1G04DBVR  CY75991V-20  MIC2778-18MS  LTC341TEMS  IDTOS3VH881Q  IEI5446cpn  mpc947ta	
45 46 47 48 49 50 51 52 53 54 55 55 56 57 58 60 61 62	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R632,R641,R648, R651,R632,R632,R547,R622, R634,R649,R652 R528 R528 R533,R535,R596 R537,R538 R541,R543,R544 R549,R652 R5590,R599 R590,R599 R590,R591 R590,R591 R591 R603 R609,R605 SW4,SW3 TP1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP9,TP10,TP11 ST1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP9,TP10,TP11 ST1,TP2,TP3,TP4,TP5,TP6, SU1,U2,U3,U4,U15,U17,U18, U21	21k  1 15k 2 21k  10 11k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM OIP_SW8 TestPoint Midcom_51572 SI3101_RevE CY2304-1	Vankai Vankai Vankai Vankai Venkai ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-002FT  CR0805-8W-102FT  CR0805-8W-102FT  CR0805-8W-102FT  CR0805-8W-1743FT  CR0805-8W-2812FT  KT11B1SAM  Ida08h0sk1  51572 rav2  si3101-KO	
45 46 47 48 49 50 51 52 53 54 55 55 56 57 58 60 61 62	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R632,R641,R648, R651,R632,R632,R547,R622, R634,R649,R652 R528 R528 R533,R535,R596 R537,R538 R541,R543,R544 R549,R652 R5590,R599 R590,R599 R590,R591 R590,R591 R591 R603 R609,R605 SW4,SW3 TP1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP9,TP10,TP11 ST1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP9,TP10,TP11 ST1,TP2,TP3,TP4,TP5,TP6, SU1,U2,U3,U4,U15,U17,U18, U21	21k  1 15k 2 21k  10 11k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM OIP_SW8 TestPoint Midcom_51572 SI3101_RevE CY2304-1	Vankai Vankai Vankai Vankai Venkai ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-002FT  CR0805-8W-102FT  CR0805-8W-102FT  CR0805-8W-102FT  CR0805-8W-1743FT  CR0805-8W-2812FT  KT11B1SAM  Ida08h0sk1  51572 rav2  si3101-KO	
45 46 47 48 49 50 51 52 53 54 55 55 56 57 58 59 60 61 62	8 8 2 2 2 3 3 2 2 3 3 3 3 3 3 3 3 3 3 3	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51,RS29,RS32,RS47,R622, RS34,R649,R652, RS34,RS35,RS96 RS37,RS38 RS37,RS38 RS34,RS43,RS44 RS41,RS43,RS44 RS41,RS43,RS44 RS41,RS49 RS68 RS68 RS69 RS69 RS69 RS60,R605 RS603 R	21k  1 15k 2 21k  10k 0 028 10k 0 15k 0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoint Midcom_51572 SI3101_RevE CY2304-1 74LVY244A//SO	Vankei Vankei Vankei Vankei Vankei Vankei Vynkei Vynkei Vynkei Venkei Venkei Venkei Venkei Venkei Venkei ITT Cannon ITT Industnes, Cannon Midcom Silicon Laboratories Cypress Feirchild Semiconductor	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-105FT  CR0805-8W-100FT  CR0805-8W-100FT  W\$1,1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2003FT  CR0805-8W-2012FT  KT11B1SAM  Ida08h03k1  51572 rev2  S13101-KQ  CY2304SC-1  74LV71R244MTC	
45 46 47 48 49 50 51 52 53 54 55 55 56 57 58 59 60 61 62 63 64 65		RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51 RS19,RS29,RS32,RS47,R622, R634,R649,R652 R526 RS33,RS33,RS35,RS96 RS37,RS38 RS41,RS43,RS44 RS42,RS50 RS42,RS50 RS42,RS50 RS59,R650 RS	21k 1 15k 2 21k 10 10k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoInt Midcom_51572 SI3101_RevE CV2304-1 74LVY244A/TSO TinyAND3	Vankel Vankel Vankel Vankel Vankel Venkel Vrshay-Date Venkel Venkel Venkel Venkel Venkel Venkel Venkel ITT Cannon ITT Industnes, Cannon Midcom Silicon Laboratories Cypress Fairchild Semiconductor	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-105FT  CR0805-8W-100FT  CR0805-8W-100FT  W\$1,1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2003FT  CR0805-8W-2012FT  KT11B1SAM  Ida08h03k1  51572 rev2  S13101-KQ  CY2304SC-1  74LV71R244MTC	
45 46 47 48 49 50 51 52 53 54 55 55 56 57 58 59 60 61 62 63 64 65		RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51 RS19,RS29,RS32,RS47,R622, R634,R649,R652 R526 RS33,RS33,RS35,RS96 RS37,RS38 RS41,RS43,RS44 RS42,RS50 RS42,RS50 RS42,RS50 RS58 RS58 RS58 RS58 RS58 RS58 RS58 RS58	21k 1 15k 2 21k 10 10k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoInt Midcom_51572 SI3101_RevE CV2304-1 74LVY244A/TSO TinyAND3	Vankel Vankel Vankel Vankel Vankel Venkel Vrshay-Date Venkel Venkel Venkel Venkel Venkel Venkel Venkel ITT Cannon ITT Industnes, Cannon Midcom Silicon Laboratories Cypress Fairchild Semiconductor	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-105FT  CR0805-8W-100FT  CR0805-8W-100FT  W\$1,1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2003FT  CR0805-8W-2012FT  KT11B1SAM  Ida08h03k1  51572 rev2  S13101-KQ  CY2304SC-1  74LV71R244MTC	
45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66	3 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R622,R632,R634,R648, R651 R519,R529,R532,R547,R622, R634,R649,R652 R528 R537,R538 R537,R538 R534,R543,R544 R549 R549 R549 R559,R559 R550,R559 R550,R559 R550,R559 R550,R591 R603,R605 SW4,SW3 TP1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP9,TP10,TP11 ST1,T27,314,T5,T6,T7,T8 U1,U2,U3,U4,U15,U17,U18, U21 U8	21k  1 15k 2 21k  1 15k 2 21k  10  1k  0 028 10k  0 15k  174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoint  Midcom_51572 Si3101_RevE CY2304-1 74LVT244A/TSO TinyAND3 XC2V1000	Vankai  Vankai  Vankai  Vankai  Venkai  Venkai  Venkai  Venkai  Venkai  Venkai  Venkai  Venkai  Venkai  ITT Cannon  ITT Industnes, Cannon  Midcom  Sillcon Laboratories  Cypress  Fairchild Semiconductor  Falnchild Semiconductor	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2003FT  CR0805-8W-2013FT  KT11B1SAM  Ida08h0sk1  51572 row2  sk3101-KO  CY2304SC-1  74LYTH244KHTC  NC7S211P8X	
45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 66 67	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51,RS19,RS29,RS32,RS47,R622, RB34,R649,R652, RS32,RS33,RS35,RS96 RS37,RS38 RS37,RS38 RS31,RS43,RS44 RS42,RS50 RS42,RS50 RS49 RS49 RS60,RS92 RS60,RS92 RS90,RS92 RS90,RS92 RS90,RS92 RS90,RS92 RS91,RS42 RS91 RS91 RS91 RS91 RS91 RS91 RS91 RS91	21k  1 15k 2 21k  10k 0 028 10k 0 15k 0 15k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoint Midcom_51572 SI3101_RevE CY2304-1 74LVT244A/TSO TinyAND3 XC2V1000	Vankel Vankel Vankel Vankel Vankel Venkel Vrshay-Date Venkel Venkel Venkel Venkel Venkel Venkel Venkel ITT Cannon ITT Industnes, Cannon Midcom Silicon Laboratories Cypress Fairchild Semiconductor Fairchild Semiconductor	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2111FT  CR0805-8W-1001FT  CR0805-8W-1001FT  W\$L1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2013FT  CR0805-8W-2812FT  KT11B1SAM  Ida08h03k1  51572 rav2  s\$101-KQ  CY2304SC-1  74LVTN244MTC  NC7SZ11F8X  XC2V1000-58G575C	
45 46 47 48 49 50 51 52 53 54 55 55 56 60 61 62 63 64 65 66 67 68		R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651,R632,R632,R547,R622, R634,R649,R652 R526 R537,R538 R537,R538 R537,R538 R531,R542,R544 R542,R550 R549 R589,R590 R589 R590,R590 R591 R591 R591 R591 R591 R591 R591 R591	21k  1 15k 2 21k  10 10 10k 0 028 10k 0 15k 174k 200k 39 2k 26 1k SPST_MOM OIP SW8 TestPoInt  Midcom_51572 SI3101_RevE CV2304-1 74LVT244A/TSO TINYANDA KC2V1000 LVC1G04	Vankal Vankal Vankal Vankal Vankal Vankal Venkal Venkal Venkal Venkal Venkal Venkal Venkal Venkal Venkal ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories Cypress Fairchild Semiconductor Fairchild Semiconductor Fairchild Semiconductor Venkal	CR080S-8W-2102FT CR080S-8W-2102FT CR080S-8W-2211FT CR080S-8W-2211FT CR080S-8W-1001FT WSL1208R02S CR080S-8W-1002FT CR080S-8W-1002FT CR080S-8W-1002FT CR080S-8W-1002FT CR080S-8W-1022FT CR080S-8W-1743FT CR080S-8W-1502FT CR080S-8W-2502FT CR080S-8W-2	
45 46 47 48 49 50 51 51 52 53 54 55 55 56 60 61 62 63 64 65 66 67 69		RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, R651 RS19,RS29,RS32,RS47,R622, R634,R649,R652 R528 RS33,RS35,RS96 RS33,RS35,RS96 RS34,RS43,RS44 RS41,RS43,RS44 RS41,RS43,RS44 RS41,RS43,RS44 RS63 RS60 RS60 RS60 RS60 RS60 RS60 RS60 RS60	21k  1 15k 2 21k  10 10  11k 0 028 10k 0 028 10k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoint Midcom_S1572 SI3101_RevE CY2304-1 74LVT244AV1SO TinyAN03 XC2V1000 XC2V1000 LCVTIG04 CCY78991V	Vankel Vankel Vankel Vankel Venkel ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories Cypress Fairchild Semiconductor Failchild Semiconductor Kilinx Texas Instruments Cypress	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2003FT  CR0805-8W-2102FT  KT11B1SAM  Ida08h03k1  51572 rov2  sk101-KO  CY2304SC-1  74LVYH244MTC  NC7SZ11F8X  XC2V1000-588G575C  SN74LVC1G04DBVA  CY70591V-20	
45 46 47 48 49 50 51 52 53 55 56 57 60 61 62 63 64 65 67 68 69 70		RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, RS51 RS19,RS29,RS32,RS47,R622, R634,R649,R652 R528 RS33,RS35,RS36 RS37,RS38 RS41,RS43,RS44 RS42,RS50 RS44,RS43,RS44 RS42,RS50 RS49 RS49 RS49 RS59,R650 RS69,R605 SW4,SW1 SW4,SW1 SW4,SW1 SW4,SW1 SW1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP10,TP11 SW1,TP2,TP3,TP4,TP5,TP6, TP7,TP8,TP10,TP11 SW1,U2,U3,U4,U15,U17,U18, U21 U21 US,U6 U109 U20,U10 U113 SW2,U13,U16	21k  1 15k 2 21k  10 10k  0 028 10k  0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoInt  Midcom_51572 SI3101_RevE CY2304-1 74LV7244A/TSO TfinyANG3 XC2V1000 LVC1G04 CY788991V MIC2778_1BM5	Vankel Vankel Vankel Vankel Vankel Venkel Vrshay-Date Venkel Venkel Venkel Venkel Venkel Venkel Venkel Venkel ITT Cannon ITT Industnes, Cannon Midcom Sillcon Laboratories Cypress Cypress Xilinx Taxas Instruments Cypress	CR0805-8W-2102FT CR0805-8W-2102FT CR0805-8W-2211FT CR0805-8W-1001FT CR0805-8W-1001FT WSL1206R026 CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-1002FT CR0805-8W-2012FT CR0805-8W-2012FT CR0805-8W-2012FT CR0805-8W-2012FT CR0805-8W-2012FT KT11B1SAM tda08h03k1  51572 rsv2 sk1101-KQ CY2304SC-1 74LVYH244MTC NC75211P8X XC2V1000-58G575C SN74LVC1G04D8VA CY75951V-20 MIC2778-1BMS	
45 46 47 48 49 50 51 52 53 54 55 55 56 57 60 61 62 63 64 65 66 67 68 69 70 77	111111111111111111111111111111111111111	R510,R513,R514,R522,R524, R531,R540,R546,R618,R620, R621,R632,R633,R641,R648, R651,R529,R532,R547,R622, R634,R649,R652 R526 R537,R538 R537,R538 R537,R538 R5341,R543,R544 R542,R550 R549 R549,R550 R549 R549,R550 R549 R549,R550 R549 R549,R550 R549 R550,R592 R550,R592 R590,R592 R591 R591 R591 R591 R591 R591 R591 R591	21k  1 15k 2 21k  10  1k  0 028  10k  0 15k  174k 200k 39 2k 26 1k SPSY_MOM OIP_SW8 TesiPoint  Midcom_51572 SI3101_RevE  CY2304-1 74LVY244AV5O TINYANO3 XC2V1000 XC2V1000 LVC1604 CV78991V MIC2778_1BM5 LYC3411	Vankal Vankal Vankal Vankal Venkal ITT Cannon ITT Industnes, Cannon Midcom Silicon Laboratories Cypress Fairchild Semiconductor Toxas Instruments Cypress Micral Linear Technology	CR080S-8W-2102FT  CR080S-8W-2102FT  CR080S-8W-211FT  CR080S-8W-2211FT  CR080S-8W-1001FT  WSL1208R028  CR080S-8W-1002FT  CR080S-8W-002FT  CR080S-8W-102FT  CR080S-8W-102FT  CR080S-8W-2012FT  CR080S-8W-2012FT  CR080S-8W-2012FT  KT11B1SAM  Ida08h0sk1  51572 rev2  s3101-KO  CY2304SC-1  74LVTR244MTC  NC7S211F8X  XC2V1000-58G575C  SN74LVC1G04D8VR  CY75991V-20  MIC2778-18MS	
45 46 47 48 49 50 51 52 53 55 56 57 58 59 60 61 62 63 64 65 66 67 70 71 72	8	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R633,R641,R648, R651 RS19,RS29,RS32,RS47,R622, R634,R649,R652 R528 RS33,RS35,RS96 RS33,RS35,RS96 RS34,RS43,RS44 RS41,RS43,RS44 RS41,RS43,RS44 RS41,RS43,RS44 RS49 RS60 RS60 RS60 RS60 RS60 RS91 RS60 RS91 RS91 RS91 RS91 RS91 RS91 RS91 RS91	21k  1 15k 2 21k  1 0 028 10k 0 028 10k 0 15k 0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoint Midcom_51572 SI3101_Rev/E CV2304-1 74LVY244A/TSO TinyAND3 XC2V1000 LVC1G04 XC2V1000 LVC1G04 LVC1G44 LYC3411 CS3VH861	Vankel Vankel Vankel Vankel Venkel ITT Cannon ITT Industnes, Cannon Midcom Silicon Laboratories Cypress Fairchild Semiconductor Fairchild Semiconductor Fairchild Semiconductor Vilinx Texas Instruments Cypress Micrel Unear Technology IDT	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2211FT  CR0805-8W-2211FT  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1001FT  WSL1208R028  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-102FT  CR0805-8W-102FT  CR0805-8W-2003FT  CR0805-8W-2012FT  KT11B1SAM  Ida08h03k1  51572 rsv2  sk101-KO  CY230ASC-1  74LVYH244MTC  NC75Z11F8X  XC2V1000-58G575C  SN74LVC1G04DBVR  CY70591V-20  MIC2778-18MS  LTC3411EMS	
45 46 47 48 50 51 53 54 55 56 57 58 60 61 62 63 64 65 67 70 71 72 73	8	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R632,R641,R648, R651 R519,RS29,RS32,RS47,R622, R634,R649,R652 R528 RS33,RS33,RS44 RS43,RS44 RS44,RS43,RS44 RS489 RS580,RS59 RS590,RS59 RS590,RS592 RS590,RS592 RS590,RS592 RS591 RS591,RS42,RS44 RS588 RS581 RS591 RS5	21k  1 15k 2 21k  10 10 10k  0 028 10k  0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoInt  Midcom_51572 SI3101_RevE CY2304-1 74LVY244A/TSO TinyAND3 XC2V1000 LVC1G04 CY78991V MIC2778_IBM5 LYC1848	Vankal Vankal Vankal Vankal Vankal Venkal Ve	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2111FT  CR0805-8W-1001FT  CR0805-8W-1001FT  WSL1206R026  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2012FT  KT11B1SAM  Ida08h03k1  51572 rav2  sk3101-KQ  CY2304SC-1  74LVTH244MTC  NC7SZ11P8X  XC2V1000-58G575C  SN74LVC1G04DBVA  CY75991V-2p  MIC2778-1BMS  LTC3411EMS  IDTO3SVH861Q	
45 46 47 48 50 51 53 54 55 56 57 58 60 61 62 63 64 65 67 70 71 72 73	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	RS10,RS13,RS14,RS22,RS24, RS31,RS40,RS46,R618,R620, R621,R632,R632,R641,R648, R651 R519,RS29,RS32,RS47,R622, R634,R649,R652 R528 RS33,RS33,RS44 RS43,RS44 RS44,RS43,RS44 RS489 RS580,RS59 RS590,RS59 RS590,RS592 RS590,RS592 RS590,RS592 RS591 RS591,RS42,RS44 RS588 RS581 RS591 RS5	21k  1 15k 2 21k  10 10 10k  0 028 10k  0 15k 174k 200k 39 2k 26 1k SPST_MOM DIP_SW8 TestPoInt  Midcom_51572 SI3101_RevE CY2304-1 74LVY244A/TSO TinyAND3 XC2V1000 LVC1G04 CY78991V MIC2778_IBM5 LYC1848	Vankal Vankal Vankal Vankal Vankal Venkal Ve	CR0805-8W-2102FT  CR0805-8W-2102FT  CR0805-8W-2111FT  CR0805-8W-1001FT  CR0805-8W-1001FT  WSL1206R026  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-1002FT  CR0805-8W-2003FT  CR0805-8W-2012FT  KT11B1SAM  Ida08h03k1  51572 rav2  sk3101-KQ  CY2304SC-1  74LVTH244MTC  NC7SZ11P8X  XC2V1000-58G575C  SN74LVC1G04DBVA  CY75991V-2p  MIC2778-1BMS  LTC3411EMS  IDTO3SVH861Q	




# **APPENDIX B: Component to Schematics Cross Reference**

Ref Dea	Part	Page	Rai Oca	Part	Page	Ref Dos	Part	Page	Rat Doo	Part	Page	Rel Ces	Part	Pege	Ref Dea	Pert	Page	ı
S.	O tuF	-	CSS	O tuF	8	C689	1u	10	R46	27 4	7	R518	1 15k	4	R828	200	3	
α	Q tuf	2	C56		8	C870	3 BnF	9	R47	0	7	R518	Zik	4	R829	200	3	ı
C	O tuF	2	CS8	18 <del>.5</del>	7	C871	3 9nF	10	R48	0	7	R520	1 15k	4	R830	200	10	I.
CS	0 tuF 2 2nF	2 4	CS&	1	7,	C873	0 11dF 100s	10 10	R49 R50	1 60 4	7	R521 R522	200 4 99k	5	R831 R832	200 4 89k	9	ľ
Cos	2 2nF	1	CSS	470pF	1 7	C874	011/5	9	R51	60 4	7	R523	200	5	R833	4 99k	10	ı
C7	100u	w	CS8		7	C875	18mF	10	R52	1	7	RS24	4 99k	0	R634	21k	9	l
Св	10uF	5	C58		7	C676	18nF	10	R53	200	7	R525	200	5	R835	200	3	l
CB	2 2nF	5	CSS		7	C877	3 PnF	10	R54	200	7	R526	200	5	R538	200	3	ı
C10	2 2nF 880u	5 15	CS8 CS8	1	15	C878 C879	470pF 3 3nF	10	R55 R58	2 43 2 43	7	R527 R528	t 15k 1 15k	5 5	R837 R838	200	3	١
C12	100u		C57		7	C680	3 thF	10	R57	499	,	R529	21k	5	R639	200	3	l
C13	10uF	0	C57	470pF	7	C881	470pF	10	RSa	49 9	7	R530	200	8	R540	200	3	ı
C14	22nF -		CS7		7	C682	0 tuF -	10	RS9	43	3	RS31	4 99k -	8	R841	4 99k	10	ı
C15	2 2nF 680u	15	C57 C57		1 7	C883 C884	01dF 01dF	10	R80 R81	200 1 15k	3	R532 R533	21k 221k	8	R842 R843	200 200	3	I
C17	1000	8	CS7		1;	C685	0 tuF	10	RB2	43	3	RS34	200	15	R844	200	3	Ì
C1B	10uF	7	C57		,	C858	0 luF	10	R63	43	3	R535	221k	15	R845	200	3	I
CIS	2 2nF	7	CS7	7 0 tuF	7	C687	0 tuF	10	RB4	200	13	R536	200	15	R848	200	11	ı
C20	2 2nF	7	CS7		7	C0888	tu	8	R85	t tSk	14	R537	10	15	R847	200	10	I
αı ~~	0 tuF 0 tuF	3	CS7			C889	0 tuF	15	RSS	200	13	R538	10	15	R848	4 99k	"	I
CZZ	O tuF	3	CS		15 15	C690 C691	18nF 3 9nF	31	R87	4 02k 7 68k	13	R539 R540	200 4 99k	6	R849	21k 200	10	I
C24	0 tuF	3	CS	2 001uF	15	C892	3 3nF	,,	R69	100k	15	R541	1k	15	R651	4 99k	11	ı
C25	0 tuF	3	CSE		12	C893	470pF	"	R70	27 4	] a	R542	0 028	15	R852	211	11	ł
C28	0 tuF	3	CSE		12	C894	D tuF	11	R71	27 4	8	R543	1k	15	R853	1 15k	15	
C27	0 tuF 680u	15	CSE		12	C895 C898	100u 0 1uF	11	R72	0	8	R544 R545	1k 200	15	R854 R855	1 15k 1 15k	15 15	
C29	0 tuf	15	CSE		12	C897	0 1uF	15	R74	604		R548	4 99k	1 ;	R656	1 15k	15	
C30	33u	15	CS		12	C898	18nF	11	R75	1	Ð	R547	21k	7	R857	1 15k	15	
C31	10	15	CS	1	12	C899	3 9nF	11	F178	ı	в	R548	500	15	F1858	200	15	I
C33	330	15	CSE		12	C700	3 3nF	11	R77	604	8	R549	10k	15	R659	10M	2	I
G34	100u	15	CSS		12	C701 C702	470pF 0 tшF	111	A78 A79	200 200	8	R550 R551	0 028 200	15	R660 R881	10M	2 2	ı
C35	10uF	B	CS	_	12	C703	0 tuF	1	RBO	243	a	R552	43	3	R862	10M	2	۱
C38	2 2nF	8	CS		12	C704	0 tuF	11	RB1	2 43	a	R553	43	3	R683	104	] 2	ı
C37	0 tuF	15	CS	1	12	C705	0 tuF	11	R82	499	а	R554	43	3	R664	10M	2	ı
CIB CIB	0 tuF 100u	15	CS	1	12	C706 C707	0 tuF 0 tuF	111	RB3 RB4	73 2k 1 43k	15	R555 R558	200 1 15k	13	R865 R868	10M 10M	2	ı
Cuo	10uF	6	CS	E .	12	C708	0 tuF	;;	R85	27 4	9	R557	1 15k	13	R887	1 15k	15	ı
C41	2 2nF		CS	- 1	12	C709	1u	11	R86	27 4	8	R558	200	13	R888	1 15k	15	
C42	2 2nF	9	C6		12	Di	GREEN	15	R87	0	9	R559	200	3	F889	1 15k	15	
CH	2 2nF 100u	9	C6 C6	1	12	D2	GREEN	15	R88	0	9	R560	1 15k	1 3	R870	1 15k	15	
Cus	100	10			12	D3 D4	GREEN GREEN	15	R89 R90	604	9	R561	43	3	R871	1 15k SPST_MOM	15	1
C48	2 2nF	10			12	DS	RED	15	A91	60 4	9	RSG3	40	3	SW2	SPST_MOM	15	
C47	2 2nF	10			14	0501	Zoner	15	R92	1	9	R564	43	3	SWO	DIP_SW8	3	1
C4B	1	15			14	D502	Zener	15	R93	200	9	RS65	43	3	SW4	DIP_SW8	3	
C49	100u 10uF	1	C6 C6		3	11	RJ45LED2	1 4	FI94	200	9	R560	43	3	TPI	TestPoint	14	
CSI	2 2nF	1 ::		1	12	J2 J3	CPCI_RJS RJ45LED2	5	R95 R98	243	9	A507	43	3	TP3	TestPoint TestPoint	14	
C52	2 2nF	111			12		RJ45LED2	6	R97	499	8	R569	40	3	TP4	TestPoint	14	
C501		1 *	CB		12		RASLED2	7	A98	499	9	R570		3	TP5	TestPoint	14	_
C502		1 4	Ce		12		CON4	15		49 9	9	R571	200	1 14	TP6	TestPoint	. !!	
C504		;;	Ce		12	J7 J8	2-787004-2 2-787004-2	13	R100		10	R572		14	TP7 TP8	TestPoint TestPoint	14	
C50		2			13		2-787004-5	14		1	10	R574		14	TP9	TestPoint	14	- 4
CSO	o tuF	2	Cd	16 01uF	13		Header6	13			10	R576		14	TP10		14	١
CSO		4	C		15		RJ45LED2	8	R104		10	R576		14	TP1	1	14	
CSO:		1			15		RJ45LED2 RJ45LED2	9	Rice		10		_	3	T1	Midcom_51572 Midcom_51572		
C51		:			15		FU45LED2	10	1		10	R576		14		Midcom_51572		
C51		1			3		1 20	15			10			13		Midcom_51572		
CS1		1 4	C	1	12	M501	MMDF3N02HD	15	R105	200	10	R581	43	14	•	Midcom_51572		
CS1		4		4	12			15	•		10		•	13		Midcorn_51572		
CSI	•	1:			12		27 4 27 4	1:	Rit		10			14		Midcom_51572 Midcom_51572		
CSI		2		28 01115	3		2/4	1:			10			13		\$3101_RevE	"	- 1
CSI		14			3			14	RII		15			13		Sc101_RevE	5	
CSI		11		28 1u	1		60 4	4		5 200	15			12		Sc3101_RevE		
CSI				29 0145	3		1	1 4		I .	15			15		Si3101_RevE	'	
C25	0 10	14		30   0 <b>າ</b> ພF	13	R7	1	4	RII	7 200	15	R58	) 15k	1 15	i US	CYZ304 1	3	,



CS22	3 9nF	4	C832	0 01 tdF	3	RO	200	4	R119	1 15k	15	RS91	200k	15	l uz 1	74LVT244A/TSO	1 14	ı
C523	3 9nF	5	Cesss	O tuF	3	RtO	200	4	R120	27 4	11	R\$92	1744	15	ua	TayANDO	14	ı
C524	O tuF	4	<b>C834</b>	0 tuF	3	Rit	243	4	R121	27 4	11	R593	4 07k	15	υs	XC2V1000	12,13	1
C525	100u	5	Cess	0 tuF	13	R12	243	4	R122	0	11	R594	73.2k	15	เมน	LVC1GD4	13	1
CS28	O tuf	4	C638	100u	8	R13	499	4	R123	0	11	R595	200	15	Utt	CY78291V	3	ı
C527	18nF	5	C637	18nF	8	R14	499	4	R124	1	11	R596	2 21k	15	Ut2	MIC2778_18M5	15	ı
C528	tanF	5	C838	18mF	8	R15	1 15k	5	R125	1	11	R597	43	3	UIS	MIC2778_18M5	15	ı
CSZ9	3 9nF	5	C6233	3 9nF	8	R16	27 4	5	R126	60 4	11	F1598	43	3	U14	LTC3411	15	ı
CS30	3 3nF	5	C840	470pF	В	R17	27 4	5	R127	60 4	11	FL599	43	3	UIS	SI3101_RavE	1 6	ı
CS31	3 3nF	5	C841	3 3cF	8	R18	0	5	R128	200	11	R800	49	3	UIB	MDC2778_1BMS	15	L
C2235	470p5	5	CB42	3 3nF	8	Rto	0	5	R129	200	11	R801	4 02k	13	U17	\$23101_RevE		I
CS33	470pF	5	CB43	470pF	8	F20	1	5	R130	2 43	tt.	FIS02	200	15	Uta	Sciol_RevE	10	ı
C534	Q terF	5	C844	0 tuF	8	R21	1	5	R131	243	11	R803	39 2k	15	UIS	Q93VH881	15	ı
CS35	O tuF	5	C845	0 tuF	8	R22	60 4	5	R152	49.9	11	R504	200	15	U20	LVC1G04	15	ı
CSSS	0 tuF	5	C845	0 tuF	a	R23	604	5	R133	499	11	R805	28 1k	15	V21	\$13101_RevE	11	ı
CS37	0 tuF	5	C847	D tuF	8	R24	200	5	R134	500	15	R806	200	15	U501	LTC1648	15	ı
C538	0 tuP	5	C848	0 tuF	В	R25	200	5	R135	200	15	R807	1 15k	15	US02	MPC947	3	ı
C539	O luF	5	C849	0 tuF	8	R26	2 43	5	R138	200	15	Rece	200	15	US03	XC18V04VO44C	13	ł
C240	O teF	5	C850	3 9nF	8	R27	2 43	5	R137	200	15	R809	28 1k	15	U504	QS3VH881	15	ı
C541	lu 	5	C851	3 9nF	9	Rzo	49 9	5	R138	200	15	R810	200	15	Yı	Crystal	4	I
C542	3 9nF	6	C852	0 tuF	B	R20	49.9	5	RS01	10M	2	Ran	200	3			ļ	ı
CSCO	O tuf	9	CSSS	100u	9	P30	200	5	R502	10M	2	RB12	43	3				ı
C544	100u	0	C854	O TEP	0	R31	27 4	٥	RSOS	10M	2	RB13	43	3			ı	ı
C545	O tuF	5	C855	tu	8	R32	27 4	8	R504	10M	2	R814	43	3			1	ı
C548	18nF	8	C858	18:dF	9	R33	0	6	R505	10M	2	R615	43	3			ł	ı
C547 C548	18nF 3 9oF	8	C857	18nF	9	R34	0	8	R506	1CM	2	R610	1 15k	13				L
C549		8	C658	3 3nF	9	R35	1	0	R507	10M	2	R817	200	В	1		i	ı
C550	3 3nF 3 3nF	В	C859	470pF	9	R38	1	٥	R508	10M	2	R618	4 99k	В			1	ı
CSS	470pF	В	C860	470pF	8	R37	60 4	6	R509	200	4	F&19	200	е			l	1
C552	470pF	6	C881	3 3mF	9	R38	60 4	8	R\$10	4 99)(	4	F1820	4 99k	8			1	1
CSS3	47upF OluF	6	C682	0 tuF	9	F39	200	6	RS11	200	•	R821	4 99k	9		1	1	1
C554	O tur	6	C883	0 1uF	8	R40	200	6	R512	200	<b>ا</b> ۱	R822	21k	a				ı
C555	0 18F	, a	C884	0 tuF	8	FMI	2 43	6	R513	4 99k	4	F1823	200	3			1	ı
C556	01±0F	5	C685	O tuF	9	842	2 43	8	R514	4 99k	5	R524	200	3			1	ı
C557	0 ter		C668	0 tuF	9	R43	49 9	6	R515	200	4	R825	200	9			ı	1
C558	0 tuF	8	C687 C688	0 luF	9	R44	49 9	8	R518	200	٠	R826	200	3	1		ı	ı
40.50	0.102	<u> </u>	1 C008	0 tuF	9	R45	27 4	7	R517	1 15k	4	R627	200	3	1		1	1

WhiteSail Layout Guidelines



#### Table of Contents

I	Intro	oduction	_ 1
2	Boar	rd Construction	1
	2.1	Mechanical Specifications	1
	2.2	Stack Up	1
	2.3	Plane Cutouts and Shapes	
	2.4	Additional Ground Shielding	1
3	Place	ement	•
	3.1	Test Points	7
	3.2	Placement Diagram	7
	3.3	Analog Circuit	2
	3.4	Power and Hot Swap	•
	3.5	External Interfaces	
	3.5.1	Secondary Power Connecter	
	3.5.2	FPGA Programming Header	٠,
	3.5.3	B DSL channel interfaces	٠,٠
4	Sign	al Guidelines	. e
	4.1	Clocks and Resets	.6
	4.1.1	Group1: Match to 5.5"	.6
	4.1.2	Group 2: Match to 2.0"	f
	4.1.3	Group 3: Match to 6.0"	. 6
	4.1.4	Group 4: Match to longest trace in the group	.6
	4.1.5	Group 5: Match to longest trace in the group	.6
	4.1.6	Group 6: Match to longest trace in the group	. 6
	4.1.7	Group 7: Match to longest trace in the group	.6
	4.1.8	Group 8: Match to longest trace in the group	. 6
	4.2	Single Nets	.7
	4.2.1	Signal 1: Length of 4.5"	.7
	4.3	Data busses	. 7
	4.3.1	Group 1: Match to longest trace in the group	.7
	4.3.2	Group 2: Match to longest trace in the group	.7
	4.3.3	Group 3: Match to longest trace in the group	.7
	4.3.4	Group 4: Match to longest trace in the group	.7
	4.3.5	Group 5: Match to longest trace in the group	. 7
	4.3.6	Group 6: Match to longest trace in the group	.7
	4.3.7	Group 7: Match to longest trace in the group	. 8
	4.3.8	Group 8: Match to longest trace in the group	. 8
	4.4	Analog Signals	. 8
	4.4.1	Group 1: Match to longest trace in the group	. 8
	4.4.2	Group 2: Match to longest trace in the group	. 8
	4.4.3	Group 3: Match to longest trace in the group	. 8
_	4.4.4	Replicate groups 1 through 3	8.
5	Silks	screen	Q

#### 1 Introduction

This document presents guidelines for use during the layout phase of the WhiteSail board lifecycle. The layout guidelines should be applied in conjunction with any notes or remarks that may be found in the corresponding schematics. Any information in this document that is inconsistent with the notes in the schematics should be brought to the attention of the designer. However, the schematics shall override the instructions in this document.

#### 2 Board Construction

#### 2.1 Mechanical Specifications

This board is a standard Compact PCI, 6U, rear I/O card. Therefore, the board's form factor shall conform to the Compact PCI specification 2.0, which also refers to IEEE specifications 1101.10 and 1101.11.

#### 2.2 Stack Up

The fabrication vendor according to the following specifications shall design the board's layer construction:

- Target impedance = 50 Ohms +/- 10%
- Board thickness = 1.6mm +/- 0.2 mm
- Layer count = 12

#### 2.3 Plane Cutouts and Shapes

The following diagram/table highlights the plane cutouts

**GND** 

VD1P5

VD3P3

VD3P3\_BP

VA5P0

VA5P0\_BP

ESD\_STRIP\_L1

ESD\_STRIP\_L2

ESD\_STRIP\_L3

ESD\_STRIP\_R1

ESD\_STRIP\_R2

ESD\_STRIP\_R3

#### 2.4 Additional Ground Shielding

The surfaces should be filled with ground shapes primarily to isolate the channels from each other. Also, all clock buffers and Silicon Laboratories devices should have a ground shape directly beneath the physical package. These buffers include: CY2304, CY7B991, and MPC947.

#### 3 Placement


#### 3.1 Test Points

There shall be several test points strategically placed on the board. Refer to the following table for the placement of certain test points. Note that the X-Y coordinates that are listed serve as a marker. Due to the presence of signals and devices the actual placement of the test point can deviate from the marker by 0.5".

Test Point	X-Coor	Y-Coor	Label
TP11	1.0"	0.0"	GND
TP10	1.0"	2.0"	GND
TP9	2.0"	2.0"	GND
TP4	1.0"	4.0"	GND
TP5	2.0"	4.0"	GND
TP1	1.0"	6.0"	GND
TP7	1.0"	3.0"	3.3V
TP2	1.0"	6.0"	3.3V
TP8	1.25"	3.0"	5.0V
TP3	1.25"	6.0"	5.0V
TP6	Flexible	Flexible	1.5V

#### 3.2 Placement Diagram

The following figure shows how the majority of the components or blocks of circuits should be placed. This is a general guideline thus the layout designer has the liberty of optimizing placement for ease of routing. There are eight typical circuits in the design which implies that the layout should only be done for one circuit and then replicated to produce the remaining circuits. This suggests that placement should be duplicated exactly as in the first circuit such that routing can then be replicated as well.



#### 3.3 Analog Circuit

There are a total of eight channels in the design each of which uses the analog circuit shown below. This circuit requires particular attention during layout as described below.




Figure 1: Typical Analog Circuit

The following diagram shows some suggested ways of placing the components that make up the analog circuit. The characteristics of the layout consist of the following:

- Exact symmetry during placement
- As compact as possible without compromising manufacturability
- Share surface shapes to minimize the number of vias used
- Matched traces at the different circuit nodes
- Ground flooding around the circuit




Figure 2: Placement Examples

The transformer and user interface lies on the other end of the analog circuit. All voltage planes and ground planes should be cut away from beneath these two components except near the analog to transformer interface. These cutouts should be 50 mils larger than the external dimensions of the components.

#### 3.4 Power and Hot Swap

Both the power regulator and the hot swap controller should be implemented as described in the respective data sheets. In addition to these instructions, the following guidelines should be referenced for the power regulator.




Figure 3

The shapes or etchings shown in the figure above are for reference only and can be formed in any compact manner to accommodate the via count. The actual layout may deviate slightly due to other components and traces that are not related to this circuitry. There will also be deviations due to the fact that this drawing is not to scale.

The traces off of pins 1, 2, 8, 9, 10 may be as wide or wider than the minimum trace width for the respective routing layer. The traces off of pins 3 and 4 should be routed as wide as physically possible from the device pad. Pins 5, 6, and 7 should use shapes in a similar manner as shown above. The passives connected to pin 10 should be placed as close as possible to the pad.

#### 3.5 External Interfaces

#### 3.5.1 Secondary Power Connecter

The 2x2 power connecter (AMP 770968-2) should be placed along the back plane interface without hanging over the edge of the board. This should also be located near the associated hot swap circuitry.

#### 3.5.2 FPGA Programming Header

The 1x6 header (AMP 103148-6) should be placed along the front of the card without hanging over the edge of the board.

#### 3.5.3 DSL channel interfaces

Each DSL channel interface consists of an RJ45 connector with integrated LED devices. The RJ45 shall hang over the edge of the board so that it protrudes through the faceplate.

#### 4 Signal Guidelines

#### 4.1 Clocks and Resets

The proceeding groups of signals shall have the following characteristics:

Impedance: 50 Ohms

Matching Tolerance: +/- 100 mil Routing Layer: Inner layer stripe-line Trace separation: 15 mil spacing

#### 4.1.1 Group1: Match to 5.5"

- ROBO\_DSL\*\_MINCLK35M
- BUF4B\_DMR\*
- BUF4B\_FG\_DSL1\_MCLK

#### 4.1.2 Group 2: Match to 2.0"

- BUF4A\_ROBO\_MCLK35M
- DSL1\_BUF4A\_MR\_MCLK
- BUF4A\_BUF4B\_MCLK

#### 4.1.3 Group 3: Match to 6.0"

- BUF4A\_FDBK\_MCLK35M
- BUF4B\_FDBK\_MCLK35M
- ROBO\_FDBK

#### 4.1.4 Group 4: Match to longest trace in the group

Note: +/- 250 mil tolerance

- BUF\_DSL\*\_SCLK
- BUF\_FPGA\_SCLK
- BUF\_DMR2\_SCLK

#### 4.1.5 Group 5: Match to longest trace in the group

Note: +/- 400 mil tolerance

- BUF\_EPRM\_TCK
- BUF\_FPGA\_TCK

#### 4.1.6 Group 6: Match to longest trace in the group

Note: +/- 200 mil tolerance; minimum spacing allowed

QS\_FG\_\*\_RST\_L

#### 4.1.7 Group 7: Match to longest trace in the group

Note: +/- 200 mil tolerance; minimum spacing allowed

MR\_QS\_\*\_RST\_L

#### 4.1.8 Group 8: Match to longest trace in the group

Note: +/- 200 mil tolerance; minimum spacing allowed

FG\_DSL\*\_RST\_L

#### 4.2 Single Nets

The proceeding signals shall have the following characteristics:

Impedance: 50 Ohms

Matching Tolerance: +/- 100 mil Routing Layer: Inner layer stripe-line Trace separation: 15 mil spacing

#### 4.2.1 Signal 1: Length of 4.5"

DSL1\_SI\_BUF\_MCLK

#### 4.3 Data busses

The proceeding groups of signals shall have the following characteristics:

Impedance: 50 Ohms

Matching Tolerance: +/- 100 mil Routing Layer: Inner layer stripe-line

Trace separation: 15 mil spacing preferred, 10 mil spacing allowed

#### 4.3.1 Group 1: Match to longest trace in the group

Note: +/- 200 mil matching tolerance

- DSL1\_SI\_FG\_\*
- DSL1\_FG\_SI\_\*

#### 4.3.2 Group 2: Match to longest trace in the group

Note: +/- 200 mil matching tolerance

- DSL2\_SI\_FG\_\*
- DSL2\_FG\_SI\_\*

#### 4.3.3 Group 3: Match to longest trace in the group

Note: +/- 200 mil matching tolerance

- DSL3\_SI\_FG\_\*
- DSL3\_FG\_SI\_\*

#### 4.3.4 Group 4: Match to longest trace in the group

Note: +/- 200 mil matching tolerance

- DSL4\_SI\_FG\_\*
- DSLA\_FG\_SI\_\*

#### 4.3.5 Group 5: Match to longest trace in the group


Note: +/- 200 mil matching tolerance

- DSL5\_SI\_FG\_\*
- DSL5\_FG\_SI\_\*

#### 4.3.6 Group 6: Match to longest trace in the group

Note: +/- 200 mil matching tolerance

DSL6\_SI\_FG\_\*



DSL6\_FG\_SI\_\*

#### 4.3.7 Group 7: Match to longest trace in the group

Note: +/- 200 mil matching tolerance

- DSL7\_SI\_FG\_\*
- DSL7 FG SI \*

#### 4.3.8 Group 8: Match to longest trace in the group

Note: +/- 200 mil matching tolerance

- DSL8\_SI\_FG\_\*
- DSL8\_FG\_SI\_\*

#### 4.4 Analog Signals

#### 4.4.1 Group 1: Match to longest trace in the group

Note: +/- 5 mil matching tolerance

DSL8 DEV RX\*

#### 4.4.2 Group 2: Match to longest trace in the group

Note: +/- 5 mil matching tolerance

DSL8\_DEV\_HYB\*

#### 4.4.3 Group 3: Match to longest trace in the group

Note: +/- 5 mil matching tolerance


DSL8\_DEV\_TX\*

#### 4.4.4 Replicate groups 1 through 3


Each analog channel comprises of groups 1 through 3 above. Since there are eight channels total, the differential signals in the analog layout will be replicated seven more times.

#### 5 Silkscreen

- All reference designators are to be renumbered in ascending order using the top, left-hand corner of the form factor as a reference point. Also, devices on the backside (circuit side) should start their numbering sequence at 500 (i.e. R500, C500, U500, etc).
- Polarized capacitors should include a marker to denote the polarity.
- Diodes and LED's should include a marker to denote cathode versus anode
- The DIP-switch settings should be included as shown in the proceeding figure. A
  representation of the device can be drawn elsewhere on the board if the text
  cannot be placed near the actual device.



• Assembly information should be included as shown in the proceeding figure.



- BGA numbering should also be shown on the bottom side of the board
- Labels should be added according to the following table:

Label
VDD
TCK
TMS
TDI
TDO
GND
DONE
PWR_RST
PWR_GOOD
5.0V
3.3V
PWR_CYCLE
RESET
5.0V
GND
3.3V
GND

- Each DSL channel should be labeled near the RJ45 connector using the text "DSLx", where x denotes the channel number
- Test points should also be labeled as discussed above. The table is repeated here for convenience.

Test Point	X-Coor	Y-Coor	Label
TP11	1.0"	0.0"	GND
TP10	1.0"	2.0"	GND
TP9	2.0"	2.0"	GND
TP4	1.0"	4.0"	GND
TP5	2.0"	4.0"	GND
TP1	1.0"	6.0"	GND
TP7	1.0"	3.0"	3.3V
TP2	1.0"	6.0"	3.3V

TP8	1.25"	3.0"	5.0V
TP3	1.25"	6.0"	5.0V
TP6	Flexible	Flexible	1.5V

# WHITE SAIL SCHEMATICS

Table of Contents Sheet

Back Plane Interfæe Sheet

Clock Distribution Sheet

(Master) DSL Channel 1 Sheet

(Slave) DSL Channel 2

> Sheet Sheet

(Slave) DSL Channel

9:

Sheet

Sheet Sheet

(Slave)

(Slave) വ Channel DSL Channel DSL


(Slawe) (Slave) DSL Channel 7 DSL Channel


(Slawe) DSL Channel 8 Sheet Sheet


Wave Transmit/Receive Wave Miscellanecus Sheet Sheet


Mictor Interface Sheet


Power and Reset Sheet















SUZZETO, DEZESUA











603 4860.072502


	Present Plan
	Voyan Technology 215-7 s ca Biod Sents Clerx, CA 85064 Sto Documen Number B Obes A Documen Number A Documen Number B Obes
1314 1951, 1487G TXG	-
	CASS CONCINCTO AND LANCE TO LONG TO LINE TO LANCE TO LINE TO L
248286 448268 548288 548288 548288 548288 548288 548288 5482	10 Physical presents are set and princity in terms of physical presents of the FRM 6282 6282 6282 610 610 610 610 610 610 610 610 610 610
F. C.	1000 1 000 1

-89


BOZZIZEL ZESE







Test 1 - Register Access:



Differences to hardware:


- Clocking is provided by master SiLabs part, instead of external VCXO
- Register access to AFE chips is directly from FPGA1 to AFE chip through Mictor cable, instead of going through filter FPGA

Test 2 - SNR Test with Digital Loopback

Digital Loop Back (LB2 = 1) 69 kHz sinusoid, full scale Settings: Input:

1024 length FFT Output processing:

Check Signal to Noise Ratio - must be at least TBD db



Differences to hardware:

Clocking is provided by master SiLabs part, instead of external VCXO. Data interface from FPGA1 to Filter FPGA is different.


Test 3 - Noise Characteristic Test

Nominal, RxGain = 26dB DC (all 0's) Settings:

Input:

Output processing:

1024 length FFT, with appropriate scaling (line-referenced) Check noise characteristic with spec (< -140dBm/Hz)



Differences to hardware:

Clocking is provided by master SiLabs part, instead of external VCXO.

Data interface from FPGA1 to Filter FPGA is different.

Test 4 - Harmonic Distortion Test

Nominal, RxGain = 12dB Settings:


Input:

69 kHz sinusoid, 1/4 full scale

Output processing: 1024 length FFT, with appropriate scaling (line-referenced)

Test:

Check to make sure harmonic distortion is within spec (< 80dB)



Differences to hardware:

Clocking is provided by master SiLabs part, instead of external VCXO.

Data interface from FPGA1 to Filter FPGA is different.

Test 5 - Final Echo Rejection Test


Nominal Settings:

Run gsafixed script (GSA = Geodesic Search Algorithm) Script:

Reverb signal specified by script Input:

Several - FFT, Variance, etc. (all Matlab routines) Output processing:

Check to make sure final echo rejection is within spec: -18 dB to -28 dB (linear slope in dB) from 10 kHz to 130 kHz, -28 dB from 125 kHz to 400 kHz, -28 dB to -18 dB (linear slope in dB) from 400 kHz to 550 kHz



Differences to hardware:

- Clocking is provided by master SiLabs part, instead of external VCXO.
  - Data interface from FPGA1 to Filter FPGA is different.

Test 6 - Internal VCXO Clock Jitter Test and Master Clock Adjustment

Single WhiteSail Board Hardware:


Only the script that sets FPGA1 register value for VCXO. Script:

Selected VCXO control register values from 0x000 to 0xFFF Input:

Equipment:

Check to make sure that the nonlinear effect of VCXO follows the Figure 13 on Silab Chip Spec and adjust the Spectrum Analyzer

master clock frequency to the linear range.



## Differences to hardware:

- Clocking is provided by master SiLabs part, instead of external VCXO.
  - Data interface for VCXO control loop is different.

Test 7 -- VCXO Closed-loop Performance Test

Two WhiteSail Boards (Master and Slave) connected through 9kft loop. Settings:


Script: Run the clock recovery DSP and Matlab routine in Build 5 (Simplex)

Reverb signal specified by script for clock recovery

Input:

Several - Phase Noise, Clock Jittering, etc. (all Matlab routines) Output processing:

Check to make sure the closed-loop clock jittering falls within the specification: 1e-3 of sample period.



Differences to hardware:

Clock recovery uses internal VCXO on SiLab Chip.


No DAC, external VCXO, etc.

Differences to software:

 DSP Mapping function. DSP clock recovery code needs to be updated to reflect the mapping relation for the internal VCXO control: 0x000-0xFFF corresponding to -100 to 100 ppm (with capacitor = 8.2pF).



WhiteSail Clocks




### Notes:

- D AFE device is a Silicon Labs Si3101. There are 8 of these devices on the board.
  - Board form factor is Compact PCI 6U rear-board (80 mm  $\times$  220 mm). 0
- AFE channel 1 MCLK (master clock output) is used to source the MIN (master clock input) for all other channels. Channel 1 VCXO is internal, Channels 2-8 are external through Robo MCLK. 0
- SCLK is common to all AFE channels. o
- MCLK #1-8 must interface to Xilinx clock input lines. 0
- Connector is Mictor 146 pin. Voyan to provide mapping of these signals (14\*8+1) to pinout. ٥



**Demonstration Hardware** 



## **Table of Contents**

<u>1.</u>	DO	CUMENT CONTROL	
1	1.1	DOCUMENT HISTORY	
1	.2	RELATED DOCUMENTS	3
2.	НА	RDWARE ELEMENTS	
2	2.1	SYSTEM OVERVIEW	
2	2.2	LOOP PLANT	
2	2.3	PATCH PANELS	<u> </u>
2	2.4	DISTURBER SOURCES	
2	2.5	HDSL DISTURBANCE	
2	2.6	ADSL DISTURBANCE	
2	2.7	DDS DISTURBANCE	
2	2.8	. HDSL2 DISTURBANCE	
2	2.9	VDSL DISTURBANCE	-
	3.0	DEMONSTRATION	10 11

#### 2. Hardware Elements

#### 2.1 System overview




Fig. 1 System overview

The Demonstration system consists of two demonstration platform which communicate over eight copper pair of an actual 26AWG binder. Cable of lengths of 9000 feet of 26AWG can be connected. In order to prove system performance under a variety of real-world conditions, a number of disturbance services can be introduced into the same binder, in order.

This document will outline the hardware available in the lab to create these disturbance conditions.

## 2.2 Loop Plant




Fig. 2: 26AWG Cable

The following lengths of real cable are available in the lab:

- 26AWG loops (9kft in total).
  - o 1kft x 2 loops.
  - o 3kft.
  - o 4kft.
- 24AWG.
  - o 1kft x 2 loops.

The focus of the demonstration is on CSA range of 26AWG cable.

#### 2.3 Patch Panels

There are two patch panels systems in the lab one for each type of cable. These allow for various lengths of smaller cable may be linked together to form longer cable reaches. Of these the 26AWG patch panel is the most utilized. Fig. 2 illustrates the 26AWG patch panel




Fig. 2: 26AWG patch panel

Fig. 3 illustrates how the various loops of cable are wired to the patch panel. It is easy to see that by daisy chaining the twisted pair from each loop together, up to 9000kft of cable can be formed.




Fig. 3; 26AWG patch panel wiring

It is easy to see how a daisy chain arrangement on the patch panel allows for the concatenation of individual loops of cable up to a maximum length of 9000 feet. It also allows for the addition of bridge taps at intervals corresponding to the patch panel intervals.

A similar but much simpler patch panel exists for the 24AWG cable, basically allowing the connection of the two 1kft loops of cable.

#### 2.4 Disturber sources

The disturber scenarios are realized by activating disturber services within the loop plant. A variety of equipment is used to each type of disturbance.

#### 2.5 HDSL Disturbance




Fig. 4: Copper Mountain CopperEdge DSLAM

The is SDSL DSLAM is adjustable to different rates, thereby enabling emulation of different services such as HDSL and ISDN. Currently we use SDSL to mimic the power spectrum of HSDL.

- DSLAM: Copper Mountain: CopperEdge.
  - o 24 SDSL ports (currently 5 used).
    - Currently use 5 system ports.
      - 1 to mimic ISDN.
      - 4 to generate a power spectrum compatible to HDSL.
  - o 24 ADSL ports (currently not used).
  - o 24 G.lite ports (currently not used).
- Modem: CopperRocket SDSL modem.
  - o 5 units used as counterparts to 5 DSLAM ports.
  - o A further 7 units are in-house but unused.

#### 2.6 ADSL Disturbance





Fig. 5: AVIDIA 8000 DSLAM

- DSLAM: AVIDIA 8000 (Fig. 5).
  - o 12 ADSL ports (currently 3 used).
  - o 48 SDSL ports (proprietary SDSL power spectrum not compatible to HDSL).
- Modem: Pairgain MEGABIT MODEM 600F.
  - o 3 units.


ADSL service is run at 640 kbps downstream / 64 kbps upstream.

#### 2.7 DDS Disturbance

- DDS terminal: Multitech MultiDSU64K.
  - o 2 units run point to point.
  - o Run in "PRBS test-mode" which mimics a real-world data transmission conditions.



#### 2.8 HDSL2 Disturbance



#### Fig. 6: CPE modems, including Pairgain HDSL2 remote enclosure (bottom right)

The HDSL2 disturbance is realized using a Pairgain system which consists of DSU and CSU

- DSU: Pairgain HiGain Solitare
  - o 2 linecards 1 port per card
- CSU: Pairgain HRE 204 (Fig. 6)
  - o 2 ports

#### 2.9 VDSL Disturbance





Fig. 7: Infineon IVES VDSL chipset evaluation boards

- Infineon IVES 22812 evaluation system (Fig. 7)
  - o Contains Infineon's 2nd generation VDSL chipset.
  - Consists of two boards, one in Line Termination mode, one in Remote Terminal mode connected point to point to realize the VDSL connection.
  - o connected over 1kft of cable (at the CPE end of the cable).



#### 3.0 Demonstration

The focus of this demonstration is on raw throughput over various reaches in the presence of various disturber scenarios. As such the demonstration system doesn't not

Performance under four disturbance scenarios will be demonstrated. These disturbance scenarios are detailed in the following table.

Disturbance source	Zero	Light	Medium	Heavy
ADSL	0	1	2	3
HD\$L	0	1	2	9
HDSL2	Ö	1		2
VDSL	Ö	1	† - · · · · ·	<u>_</u>
DDS	0	0	+ + + +	4
ISDN	0	0	<del>                                     </del>	<del></del>
# External Disturbers	0	5	111	13

Fig. 8: Disturbance Scenarios

### **CLAIMS**

What is claimed is that which has been described in the foregoing and equivalents thereof.

## **ABSTRACT**

A method and system are disclosed using multi-lines to deliver ultra high speeds in a communications system.

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

# BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:
BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
COLOR OR BLACK AND WHITE PHOTOGRAPHS
GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
OTHER:

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.